- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359067 > M48TY-85MH1TR (意法半導體) 3.3V-5V TIMEKEEPER CONTROLLER PDF資料下載
參數(shù)資料
| 型號： | M48TY-85MH1TR |
| 廠商： | 意法半導體 |
| 英文描述： | 3.3V-5V TIMEKEEPER CONTROLLER |
| 中文描述： | 3.3 - 5V的計時控制器 |
| 文件頁數(shù)： | 17/33頁 |
| 文件大?。?/td> | 477K |
| 代理商： | M48TY-85MH1TR |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁
17/33
M48T201Y, M48T201V
Figure 9. Back-up Mode Alarm Waveforms
Watchdog Timer
The watchdog timer can be used to detect an out-
of-control microprocessor. The user programs the
watchdog timer by setting the desired amount of
time-out into the Watchdog Register, address
7FFF7h. Bits BMB4-BMB0 store a binary multiplier
and the two lower order bits RB1-RB0 select the
resolution, where 00 = 1/16 second, 01 = 1/4 sec-
ond, 10 = 1 second, and 11 = 4 seconds. The
amount of time-out is then determined to be the
multiplication of the five-bit multiplier value with the
resolution. (For example: writing 00001110 in the
Watchdog Register = 3*1 or 3 seconds).
Note:
Accuracy of timer is within ± the selected
resolution.
If the processor does not reset the timer within the
specified period, the M48T201Y/V sets the WDF
(Watchdog Flag) and generates a watchdog inter-
rupt or a microprocessor reset. WDF is reset by
reading the Flag Register (Address 7FFF0h).
The most significant bit of the Watchdog Register
is the Watchdog Steering Bit (WDS). When set to
a '0', the watchdog will activate the IRQ/FT pin
when timed-out. When WDS is set to a '1,' the
watchdog will output a negative pulse on the RST
pin for t
REC
. The Watchdog register and the AFE,
SQWE, ABE, and FT Bits will reset to a '0' at the
end of a Watchdog time-out when the WDS Bit is
set to a '1.'
The watchdog timer can be reset by two methods:
1.
a transition (high-to-low or low-to-high) can be
applied to the Watchdog Input pin (WDI) or
2.
the microprocessor can perform a WRITE of
the Watchdog Register.
The time-out period then starts over. The WDI pin
should be tied to V
SS
if not used. The watchdog
will be reset on each transition (edge) seen by the
WDI pin.
In order to perform a software reset of the watch-
dog timer, the original time-out period can be writ-
ten into the Watchdog Register, effectively
restarting the count-down cycle.
Should the watchdog timer time-out, and the WDS
Bit is programmed to output an interrupt, a value of
00h needs to be written to the Watchdog Register
in order to clear the IRQ/FT pin. This will also dis-
able the watchdog function until it is again pro-
grammed correctly. A READ of the Flags Register
will reset the Watchdog Flag (Bit D7; Register
7FFF0h).
The watchdog function is automatically disabled
upon power-down and the Watchdog Register is
cleared. If the watchdog function is set to output to
the IRQ/FT pin and the frequency test function is
activated, the watchdog or alarm function prevails
and the frequency test function is denied.
Note:
The user must transition the address (or
toggle chip enable) to see the Flag Bit change.
AI03520
VCC
VPFD (max)
VPFD (min)
IRQ/FT
HIGH-Z
AFE bit/ABE bit
AF bit in Flags Register
HIGH-Z
VSO
tREC
相關PDF資料 |
PDF描述 |
|---|---|
| M48TY-85PM1 | 3.3V-5V 1 Mbit 128Kb x8 TIMEKEEPER SRAM |
| M48Z02 | 16 Kbit 2Kb x 8 ZEROPOWER SRAM |
| M48Z02-150PC1 | FILTER SAW BANDPASS 44MHZ |
| M48Z02-150PC1TR | FILTER SAW BANDPASS 44MHZ 5-SIP |
| M48Z02-150PC6 | 5V, 16 Kbit (2Kb x 8) ZEROPOWER SRAM |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| M48TY-85PM1 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:3.3V-5V 1 Mbit 128Kb x8 TIMEKEEPER SRAM |
| M48Z02 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:5V, 16Kbit (2Kb x 8) ZEROPOWER SRAM |
| M48Z02_07 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:5V, 16Kbit (2Kb x 8) ZEROPOWER SRAM |
| M48Z02_10 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:5 V, 16 Kbit (2 Kb x 8) ZEROPOWER? SRAM |
| M48Z02_11 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:5 V, 16 Kbit (2 Kb x 8) ZEROPOWER?? SRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復。