- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄67775 > M48T129V-70PM1 (STMICROELECTRONICS) 0 TIMER(S), REAL TIME CLOCK, PDIP32 PDF資料下載
參數(shù)資料
| 型號： | M48T129V-70PM1 |
| 廠商： | STMICROELECTRONICS |
| 元件分類： | 時鐘/數(shù)據(jù)恢復及定時提取 |
| 英文描述： | 0 TIMER(S), REAL TIME CLOCK, PDIP32 |
| 封裝： | 0.600 INCH, PLASTIC, MODULE, DIP-32 |
| 文件頁數(shù)： | 29/30頁 |
| 文件大?。?/td> | 483K |
| 代理商： | M48T129V-70PM1 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁當前第29頁第30頁
M48T129Y, M48T129V
8/30
READ Mode
The M48T129Y/V is in the READ Mode whenever
W (WRITE Enable) is high and E (Chip Enable) is
low. The unique address specified by the 17 Ad-
dress Inputs defines which one of the 131,072
bytes of data is to be accessed. Valid data will be
available at the Data I/O pins within tAVQV (Ad-
dress Access Time) after the last address input
signal is stable, providing the E and G access
times are also satisfied. If the E and G access
times are not met, valid data will be available after
the latter of the Chip Enable Access Times (tELQV)
or Output Enable Access Time (tGLQV).
The state of the eight three-state Data I/O signals
is controlled by E and G. If the outputs are activat-
ed before tAVQV, the data lines will be driven to an
indeterminate state until tAVQV. If the Address In-
puts are changed while E and G remain active,
output data will remain valid for tAXQX (Output
Data Hold Time) but will go indeterminate until the
next Address Access.
Figure 6. Chip Enable or Output Enable Controlled, READ Mode AC Waveforms
Figure 7. Address Controlled, READ Mode AC Waveforms
AI01197
tAVAV
tAVQV
tAXQX
tELQV
tELQX
tEHQZ
tGLQV
tGLQX
tGHQZ
DATA OUT
A0-A16
E
G
DQ0-DQ7
VALID
AI02324
tAVAV
tAVQV
tAXQX
DATA VALID
A0-A16
DQ0-DQ7
VALID
DATA VALID
相關PDF資料 |
PDF描述 |
|---|---|
| M48T251Y-70PM1 | 0 TIMER(S), REAL TIME CLOCK, PDIP32 |
| M48T35Y-70PC6 | 0 TIMER(S), REAL TIME CLOCK, PDIP28 |
| M5M80C85AP-2 | 8-BIT, 5 MHz, MICROPROCESSOR, PDIP40 |
| M5M82C55AFP-2 | 24 I/O, PIA-GENERAL PURPOSE, PDSO40 |
| M5M82C55AP-2 | 24 I/O, PIA-GENERAL PURPOSE, PDIP40 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| M48T129V-85CS1 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:3.3V-5V 1 Mbit 128Kb x8 TIMEKEEPER SRAM |
| M48T129V-85PM1 | 功能描述:實時時鐘 1M (128Kx8) 85ns RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線接口:I2C 日期格式:DW:DM:M:Y 時間格式:HH:MM:SS RTC 存儲容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube |
| M48T129VPM | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:3.3V-5V 1 Mbit 128Kb x8 TIMEKEEPER SRAM |
| M48T129VSH | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:3.3V-5V 1 Mbit 128Kb x8 TIMEKEEPER SRAM |
| M48T129Y | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:5.0 or 3.3V, 1 Mbit (128 Kbit x 8) TIMEKEEPER SRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復。