- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄67775 > M48T129V-70PM1 (STMICROELECTRONICS) 0 TIMER(S), REAL TIME CLOCK, PDIP32 PDF資料下載
參數(shù)資料
| 型號： | M48T129V-70PM1 |
| 廠商： | STMICROELECTRONICS |
| 元件分類： | 時鐘/數(shù)據(jù)恢復(fù)及定時提取 |
| 英文描述： | 0 TIMER(S), REAL TIME CLOCK, PDIP32 |
| 封裝： | 0.600 INCH, PLASTIC, MODULE, DIP-32 |
| 文件頁數(shù)： | 2/30頁 |
| 文件大?。?/td> | 483K |
| 代理商： | M48T129V-70PM1 |
第1頁當(dāng)前第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁
M48T129Y, M48T129V
10/30
WRITE Mode
The M48T129Y/V is in the WRITE Mode whenever
W (WRITE Enable) and E (Chip Enable) are low
state after the address inputs are stable.
The start of a WRITE is referenced from the latter
occurring falling edge of W or E. A WRITE is termi-
nated by the earlier rising edge of W or E. The ad-
dresses must be held valid throughout the cycle. E
or W must return high for a minimum of tEHAX from
Chip Enable or tWHAX from WRITE Enable prior to
the initiation of another READ or WRITE cycle.
Data-in must be valid tDVWH prior to the end of
WRITE and remain valid for tWHDX afterward. G
should be kept high during WRITE cycles to avoid
bus contention; although, if the output bus has
been activated by a low on E and G a low on W will
disable the outputs tWLQZ after W falls.
Figure 8. WRITE Enable Controlled, WRITE AC Waveforms
Figure 9. Chip Enable Controlled, WRITE AC Waveforms
AI02382
tAVAV
tWHAX
tDVWH
DATA INPUT
A0-A16
E
W
DQ0-DQ7
VALID
tAVWH
tAVEL
tWLWH
tAVWL
tWLQZ
tWHDX
tWHQX
AI02582
tAVAV
tEHAX
tDVWH
A0-A16
E
W
DQ0-DQ7
VALID
tAVEL
tAVWL
tELEH
tWHDX
DATA INPUT
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M48T251Y-70PM1 | 0 TIMER(S), REAL TIME CLOCK, PDIP32 |
| M48T35Y-70PC6 | 0 TIMER(S), REAL TIME CLOCK, PDIP28 |
| M5M80C85AP-2 | 8-BIT, 5 MHz, MICROPROCESSOR, PDIP40 |
| M5M82C55AFP-2 | 24 I/O, PIA-GENERAL PURPOSE, PDSO40 |
| M5M82C55AP-2 | 24 I/O, PIA-GENERAL PURPOSE, PDIP40 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M48T129V-85CS1 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:3.3V-5V 1 Mbit 128Kb x8 TIMEKEEPER SRAM |
| M48T129V-85PM1 | 功能描述:實(shí)時時鐘 1M (128Kx8) 85ns RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線接口:I2C 日期格式:DW:DM:M:Y 時間格式:HH:MM:SS RTC 存儲容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube |
| M48T129VPM | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:3.3V-5V 1 Mbit 128Kb x8 TIMEKEEPER SRAM |
| M48T129VSH | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:3.3V-5V 1 Mbit 128Kb x8 TIMEKEEPER SRAM |
| M48T129Y | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:5.0 or 3.3V, 1 Mbit (128 Kbit x 8) TIMEKEEPER SRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。