- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄383299 > M464S1724FTS-C(L)7A (SAMSUNG SEMICONDUCTOR CO. LTD.) 144pin Unbuffered SODIMM based on 128Mb F-die 64-bit Non ECC PDF資料下載
參數(shù)資料
| 型號(hào)： | M464S1724FTS-C(L)7A |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | 144pin Unbuffered SODIMM based on 128Mb F-die 64-bit Non ECC |
| 中文描述： | 144Pin支持無(wú)緩沖的SODIMM 128Mb的基礎(chǔ)上的F -模的64位非ECC |
| 文件頁(yè)數(shù)： | 5/15頁(yè) |
| 文件大?。?/td> | 221K |
| 代理商： | M464S1724FTS-C(L)7A |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)當(dāng)前第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)
64MB, 128MB Unbuffered SODIMM
SDRAM
Rev. 1.4 May 2004
PIN CONFIGURATION DESCRIPTION
Pin
Name
Input Function
CLK
System clock
Active on the positive going edge to sample all inputs.
CS
Chip select
Disables or enables device operation by masking or enabling all inputs except
CLK, CKE and DQM
CKE
Clock enable
Masks system clock to freeze operation from the next clock cycle.
CKE should be enabled at least one cycle prior to new command.
Disable input buffers for power down in standby.
CKE should be enabled 1CLK+t
SS
prior to valid command.
A0 ~ A11
Address
Row/column addresses are multiplexed on the same pins.
Row address : RA0 ~ RA11
Column address : (x16 : CA0 ~ CA8)
BA0 ~ BA1
Bank select address
Selects bank to be activated during row address latch time.
Selects bank for read/write during column address latch time.
RAS
Row address strobe
Latches row addresses on the positive going edge of the CLK with RAS low.
Enables row access & precharge.
CAS
Column address strobe
Latches column addresses on the positive going edge of the CLK with CAS low.
Enables column access.
WE
Write enable
Enables write operation and row precharge.
Latches data in starting from CAS, WE active.
DQM0 ~ 7
Data input/output mask
Makes data output Hi-Z, t
SHZ
after the clock and masks the output.
Blocks data input when DQM active. (Byte masking)
DQ
0
~
63
Data input/output
Data inputs/outputs are multiplexed on the same pins.
V
DD
/V
SS
Power supply/ground
Power and ground for the input buffers and the core logic.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M464S3323BN0 | 144pin SDRAM SODIMM |
| M464S6554BTS-L7A | SDRAM Unbuffered SODIMM |
| M464S3354BTS-C7A | SDRAM Unbuffered SODIMM |
| M464S3354BTS-CL7A | SDRAM Unbuffered SODIMM |
| M464S3354BTS | SDRAM Unbuffered SODIMM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M464S1724FTS-L7A00 | 制造商:Samsung Semiconductor 功能描述:128MSDRAM_MSDRAM MODULEX64TSOP2-400 - Bulk |
| M464S1724IUS | 制造商:SAMSUNG 制造商全稱(chēng):Samsung semiconductor 功能描述:SDRAM Product Guide |
| M464S1724KUS | 制造商:SAMSUNG 制造商全稱(chēng):Samsung semiconductor 功能描述:SDRAM Product Guide |
| M464S3254DTS | 制造商:SAMSUNG 制造商全稱(chēng):Samsung semiconductor 功能描述:32Mx64 SDRAM SODIMM based on 16Mx16, 4Banks, 8K Refresh,3.3V Synchronous DRAMs with SPD |
| M464S3254DTS-L1H/C1H | 制造商:SAMSUNG 制造商全稱(chēng):Samsung semiconductor 功能描述:32Mx64 SDRAM SODIMM based on 16Mx16, 4Banks, 8K Refresh,3.3V Synchronous DRAMs with SPD |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。