- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98007 > M41T00 (STMICROELECTRONICS) 1 TIMER(S), REAL TIME CLOCK, PDSO8 PDF資料下載
參數(shù)資料
| 型號(hào)： | M41T00 |
| 廠商： | STMICROELECTRONICS |
| 元件分類： | 時(shí)鐘/數(shù)據(jù)恢復(fù)及定時(shí)提取 |
| 英文描述： | 1 TIMER(S), REAL TIME CLOCK, PDSO8 |
| 封裝： | 0.150 INCH, PLASTIC, SO-8 |
| 文件頁(yè)數(shù)： | 10/15頁(yè) |
| 文件大小： | 96K |
| 代理商： | M41T00 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)當(dāng)前第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)
2-WIRE BUS CHARACTERISTICS
This bus is intended for communication between
different ICs. It consists of two lines: one bi-direc-
tional for data signals (SDA) and one for clock
signals (SCL). Both the SDA and the SCL lines
must be connected to a positive supply voltage via
a pull-up resistor.
The following protocol has been defined:
– Data transfer may be initiated only when the
bus is not busy.
– During data transfer, the data line must remain
stable whenever the clock line is High.
Changes in the data line while the clock line is
High will be interpreted as control signals.
Accordingly, the following bus conditions have
been defined:
Bus not busy. Both data and clock lines remain
High.
Start data transfer. A change in the state of the
data line, from High to Low, while the clock is High,
defines the START condition.
Stop data transfer. A change in the state of the
data line, from Low to High, while the clock is High,
defines the STOP condition.
AI02568
0.8VCC
0.2VCC
0.7VCC
0.3VCC
Figure 4. AC Testing Load Circuit
Input Rise and Fall Times
≤ 5ns
Input Pulse Voltages
0.2VCC to 0.8VCC
Input and Output Timing Ref.
Voltages
0.3VCC to 0.7VCC
Note that Output Hi-Z is defined as the point where data is no
longer driven.
Table 4. AC Measurement Conditions
Data valid. The state of the data line represents
valid data when after a start condition, the data line
is stable for the duration of the High period of the
clock signal. The data on the line may be changed
during the Low period of the clock signal. There is
one clock pulse per bit of data.
Each data transfer is initiated with a start condition
and terminated with a stop condition. The number
of data bytes transferred between the start and stop
conditions is not limited. The information is trans-
mitted byte-wide and each receiver acknowledges
with a ninth bit.
By definition, a device that gives out a message is
called "transmitter", the receiving device that gets
the message is called "receiver". The device that
controls the message is called "master". The de-
vices that are controlled by the master are called
"slaves".
Symbol
Parameter
Min
Max
Unit
CIN
Input Capacitance (SCL)
7
pF
COUT
(3)
Output Capacitance (SDA, FT/OUT)
10
pF
tLP
Low-pass filter input time constant (SDA and SCL)
250
1000
ns
Notes: 1. Effective capacitance measured with power supply at 5V.
2. Sampled, not 100% tested.
3. Outputs deselected.
Table 5. Capacitance (1,2)
(TA = 25
°C, f = 1 MHz )
4/15
M41T00
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M41T0DS6E | REAL TIME CLOCK, PDSO8 |
| M41T256YMH7TR | 0 TIMER(S), REAL TIME CLOCK, PDSO44 |
| M41T256YMT7F | REAL TIME CLOCK, PDSO44 |
| M41T56MH6F | REAL TIME CLOCK, PDSO28 |
| M41T60Q6F | 1 TIMER(S), REAL TIME CLOCK, QCC16 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M41T00_08 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Serial real-time clock |
| M41T00AUD | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Serial real-time clock with audio |
| M41T00AUD_12 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Serial real-time clock (RTC) with audio |
| M41T00AUDD1E | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Serial real-time clock with audio |
| M41T00AUDD1F | 功能描述:實(shí)時(shí)時(shí)鐘 SERIAL RTC W/AUDIO RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線接口:I2C 日期格式:DW:DM:M:Y 時(shí)間格式:HH:MM:SS RTC 存儲(chǔ)容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。