- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄359061 > M41ST95YMH6F (意法半導(dǎo)體) MMJ IN-LINE COUPLER F/F CROSSP PDF資料下載
參數(shù)資料
| 型號(hào)： | M41ST95YMH6F |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | MMJ IN-LINE COUPLER F/F CROSSP |
| 中文描述： | 5.0或3.0V，512位（64位× 8）串行時(shí)鐘（SPI）的靜態(tài)存儲(chǔ)器和NVRAM監(jiān) |
| 文件頁(yè)數(shù)： | 15/35頁(yè) |
| 文件大小： | 545K |
| 代理商： | M41ST95YMH6F |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)當(dāng)前第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)
15/35
M41ST95Y*, M41ST95W
CLOCK OPERATION
The eight byte clock register (see
Table
4., page 16
) is used to both set the clock and to
read the date and time from the clock, in a binary
coded decimal format. Tenths/Hundredths of Sec-
onds, Seconds, Minutes, and Hours are contained
within the first four registers.
Note:
The Tenths/Hundredths of Seconds cannot
be written to any value other than “00.”
Bits D6 and D7 of Clock Register 03h (Century/
Hours Register) contain the CENTURY ENABLE
Bit (CEB) and the CENTURY Bit (CB). Setting
CEB to a '1' will cause CB to toggle, either from '0'
to '1' or from '1' to '0' at the turn of the century (de-
pending upon its initial state). If CEB is set to a '0,'
CB will not toggle. Bits D0 through D2 of Register
04h contain the Day (day of week). Registers 05h,
06h, and 07h contain the Date (day of month),
Month and Years. The ninth clock register is the
Control Register (this is described in the Clock
Calibration section). Bit D7 of Register 01h con-
tains the STOP Bit (ST). Setting this bit to a '1' will
cause the oscillator to stop. If the device is expect-
ed to spend a significant amount of time on the
shelf, the oscillator may be stopped to reduce cur-
rent drain. When reset to a '0' the oscillator restarts
within one second.
The eight Clock Registers may be read one byte at
a time, or in a sequential block. The Control Reg-
ister (Address location 08h) may be accessed in-
dependently. Provision has been made to assure
that a clock update does not occur while any of the
eight clock addresses are being read. If a clock ad-
dress is being read, an update of the clock regis-
ters will be halted. This will prevent a transition of
data during the READ.
Power-down Time-Stamp
When a power failure occurs, the Halt Update Bit
(HT) will automatically be set to a '1.' This will pre-
vent the clock from updating the clock registers,
and will allow the user to read the exact time of the
power-down event. Resetting the HT Bit to a '0' will
allow the clock to update the clock registers with
the current time.
TIMEKEEPER
Registers
The M41ST95Y/W offers 20 internal registers
which contain Clock, Alarm, Watchdog, Flag,
Square Wave and Control data (see
Table
4., page 16
). These registers are memory loca-
tions which contain external (user accessible) and
internal copies of the data (usually referred to as
BiPORT
TIMEKEEPER cells). The external cop-
ies are independent of internal functions except
that they are updated periodically by the simulta-
neous transfer of the incremented internal copy.
The internal divider (or clock) chain will be reset
upon the completion of a WRITE to any clock ad-
dress.
The system-to-user transfer of clock data will be
halted whenever the clock addresses (00h to 07h)
are being written. The update will resume either
due to a deselect condition or when the pointer in-
crements to a non-clock or RAM address.
TIMEKEEPER and Alarm Registers store data in
BCD. Control, Watchdog and Square Wave Reg-
isters store data in Binary format.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M41ST95YMH6TR | CLUSTER BAR, RJ-11 W/ (8) 6-WI |
| M41T00 | Serial Access TIMEKEEPER |
| M41T00M | Serial Access TIMEKEEPER |
| M41T0M | SERIAL REAL-TIME CLOCK |
| M41T0M6T | SERIAL REAL-TIME CLOCK |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M41ST95YMH6TR | 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:5.0 or 3.0V, 512 bit (64 bit X 8) Serial RTC (SPI) SRAM and NVRAM Supervisor |
| M41ST95YMX6 | 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:5.0 or 3.0V, 512 bit (64 bit X 8) Serial RTC (SPI) SRAM and NVRAM Supervisor |
| M41ST95YMX6E | 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:5.0 or 3.0V, 512 bit (64 bit X 8) Serial RTC (SPI) SRAM and NVRAM Supervisor |
| M41ST95YMX6F | 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:5.0 or 3.0V, 512 bit (64 bit X 8) Serial RTC (SPI) SRAM and NVRAM Supervisor |
| M41ST95YMX6TR | 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:5.0 or 3.0V, 512 bit (64 bit X 8) Serial RTC (SPI) SRAM and NVRAM Supervisor |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。