- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69016 > M41ST87WMX6 (STMICROELECTRONICS) 1 TIMER(S), REAL TIME CLOCK, PDSO28 PDF資料下載
參數(shù)資料
| 型號： | M41ST87WMX6 |
| 廠商： | STMICROELECTRONICS |
| 元件分類： | 時鐘/數(shù)據(jù)恢復(fù)及定時提取 |
| 英文描述： | 1 TIMER(S), REAL TIME CLOCK, PDSO28 |
| 封裝： | 0.300 INCH, ROHS COMPLIANT, PLASTIC, SOX-28 |
| 文件頁數(shù)： | 15/52頁 |
| 文件大小： | 689K |
| 代理商： | M41ST87WMX6 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當(dāng)前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
Operating modes
M41ST87Y, M41ST87W
Doc ID 9497 Rev 8
2.6.6
Tamper detect sampling (TDS1 and TDS2)
This bit selects between a 1Hz sampling rate or constant monitoring of the tamper input
pin(s) to detect a tamper event when the normally closed switch mode is selected. This
allows the user to reduce the current drain when the TEBX bit is enabled while the device is
in battery backup (see Table 4 on page 23 and Figure 17 on page 23). Sampling is disabled
if the TCMX bit is set to logic '1' (Normally Open). In this case the state of the TDSX bit is a
“Don’t care.”
Note:
The crystal oscillator must be “on” for sampling to function. If the oscillator is stopped, the
tamper detect circuit will revert to continuous monitoring.
2.6.7
Tamper current high/tamper current low (TCHI/TCLO1 and
TCHI/TCLO2)
This bit selects the strength of the internal pull-up or pull-down used during the sampling of
the normally closed condition. The state of the TCHI/TCLOX bit is a “Don’t care” for normally
2.6.8
RAM clear (CLR1 and CLR2)
When either CLR1 or CLR2 and the TEBX bit are set to a logic '1,' the internal 128 bytes of
user RAM (see Figure 15 on page 21) will be cleared to all zeros in the event of a tamper
condition. Furthermore, the 128 bytes of user RAM will be deselected (inaccessible) until
the corresponding TEBX bit is reset to '0.' Any data read during this time will be invalid. (ie.
the cleared RAM values cannot be accessed.)
2.6.9
RAM clear external (CLR1EXT and CLR2EXT) - available in SOX28
package only
When either CLR1EXT or CLR2EXT is set to a logic '1' and the TEBX bit is also set to logic '1,'
the TPCLR signal will be asserted for clearing external RAM, and the RST output asserted
upon detection of a tamper event (see Figure 15 on page 21 and Figure 20 on page 25).
Note:
The reset output resulting from a tamper event will be the same as a reset resulting from a
power-down condition, a watchdog time-out, or a manual reset (RSTIN1 or RSTIN2); the
RST output will be asserted for trec seconds.
This is accomplished by forcing TPCLR high, which if used to control the inhibit pin of the DC
of power to the VCC pin. VOUT will automatically be disconnected from the battery if the
tamper occurs during battery back-up (see Figure 19 on page 24). By inhibiting the DC
regulator, the user will also prevent other inputs from sourcing current to the external SRAM,
which would allow it to retain data otherwise.
The user may optionally connect an inverting charge pump to the VCC pin of the external
SRAM (see Figure 20 on page 25). Depending on the process technology used for the
manufacturing of the external SRAM, clearing the memory may require varying durations of
negative potential on the VCC pin. This device configuration will allow the user to program
the time needed for their particular application. Control Bits CLRPW0 and CLRPW1
Note:
When using the inverting charge pump, the user must also provide isolation in the form of
two additional small-signal power MOSFETs. These will isolate the VOUT pin from both the
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M41ST87YMX6 | 1 TIMER(S), REAL TIME CLOCK, PDSO28 |
| M41ST87YMX6TR | 1 TIMER(S), REAL TIME CLOCK, PDSO28 |
| M41ST87WMX6TR | 1 TIMER(S), REAL TIME CLOCK, PDSO28 |
| M41ST95WMX6 | 1 TIMER(S), REAL TIME CLOCK, PDSO28 |
| M41ST95YMH6E | 1 TIMER(S), REAL TIME CLOCK, PDSO28 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M41ST87WMX6F | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:5.0 V and 3.3/3.0 V secure serial RTC and NVRAM supervisor with tamper detection and 128 bytes of clearable NVRAM |
| M41ST87WMX6TR | 功能描述:實(shí)時時鐘 Serial 1280 (160x8) RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線接口:I2C 日期格式:DW:DM:M:Y 時間格式:HH:MM:SS RTC 存儲容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube |
| M41ST87WSS6 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:5.0 V and 3.3/3.0 V secure serial RTC and NVRAM supervisor with tamper detection and 128 bytes of clearable NVRAM |
| M41ST87WSS6F | 功能描述:實(shí)時時鐘 128 NVRAM Serial RTC 3.0 to 3.6 Vcc RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線接口:I2C 日期格式:DW:DM:M:Y 時間格式:HH:MM:SS RTC 存儲容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube |
| M41ST87Y | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:5.0, 3.3, or 3.0V, 1280 bit (160 x8) Secure Serial RTC and NVRAM Supervisor with Tamper Detection |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。