x
38K0 Group User’s Manual
List of figures
Fig. 3.4.8 Wiring for a large current signal line ...................................................................... 3-45
___________
Fig. 3.4.9 Wiring of RESET pin ................................................................................................. 3-45
Fig. 3.4.10 VSS pattern on the underside of an oscillator ...................................................... 3-46
Fig. 3.4.11 Setup for I/O ports ................................................................................................... 3-46
Fig. 3.4.12 Watchdog timer by software ................................................................................... 3-47
Fig. 3.5.1 Structure of Port Pi .................................................................................................... 3-48
Fig. 3.5.2 Structure of Port Pi direction register ..................................................................... 3-48
Fig. 3.5.3 Structure of USB control register ............................................................................. 3-49
Fig. 3.5.4 Structure of USB function enable register .............................................................. 3-49
Fig. 3.5.5 Structure of USB function address register ............................................................ 3-49
Fig. 3.5.6 Structure of Frame number register Low ................................................................ 3-50
Fig. 3.5.7 Structure of Frame number register High ............................................................... 3-50
Fig. 3.5.8 Structure of USB interrupt source enable register ................................................ 3-50
Fig. 3.5.9 Structure of USB interrupt source register ............................................................. 3-51
Fig. 3.5.10 Structure of Endpoint index register ...................................................................... 3-51
Fig. 3.5.11 Structure of EP00 stage register ........................................................................... 3-52
Fig. 3.5.12 Structure of EP01 set register ............................................................................... 3-52
Fig. 3.5.13 Structure of EP02 set register ............................................................................... 3-53
Fig. 3.5.14 Structure of EP03 set register ............................................................................... 3-53
Fig. 3.5.15 Structure of EP00 control register 1 ..................................................................... 3-54
Fig. 3.5.16 Structure of EP01 control register 1 ..................................................................... 3-54
Fig. 3.5.17 Structure of EP02 control register 1 ..................................................................... 3-54
Fig. 3.5.18 Structure of EP03 control register 1 ..................................................................... 3-55
Fig. 3.5.19 Structure of EP00 control register 2 ..................................................................... 3-55
Fig. 3.5.20 Structure of EP01 control register 2 ..................................................................... 3-55
Fig. 3.5.21 Structure of EP02 control register 2 ..................................................................... 3-56
Fig. 3.5.22 Structure of EP03 control register 2 ..................................................................... 3-56
Fig. 3.5.23 Structure of EP00 control register 3 ..................................................................... 3-56
Fig. 3.5.24 Structure of EP01 control register 3 ..................................................................... 3-57
Fig. 3.5.25 Structure of EP02 control register 3 ..................................................................... 3-57
Fig. 3.5.26 Structure of EP03 control register 3 ..................................................................... 3-57
Fig. 3.5.27 Structure of EP00 interrupt source register ......................................................... 3-58
Fig. 3.5.28 Structure of EP01 interrupt source register ......................................................... 3-59
Fig. 3.5.29 Structure of EP02 interrupt source register ......................................................... 3-59
Fig. 3.5.30 Structure of EP03 interrupt source register ......................................................... 3-60
Fig. 3.5.31 Structure of EP00 byte number register ............................................................... 3-60
Fig. 3.5.32 Structure of EP01 byte number register 0 ........................................................... 3-60
Fig. 3.5.33 Structure of EP02 byte number register 0 ........................................................... 3-61
Fig. 3.5.34 Structure of EP03 byte number register 0 ........................................................... 3-61
Fig. 3.5.35 Structure of EP01 byte number register 1 ........................................................... 3-61
Fig. 3.5.36 Structure of EP02 byte number register 1 ........................................................... 3-62
Fig. 3.5.37 Structure of EP03 byte number register 1 ........................................................... 3-62
Fig. 3.5.38 Structure of Prescaler12, Prescaler X .................................................................. 3-62
Fig. 3.5.39 Structure of Timer 1 ................................................................................................ 3-63
Fig. 3.5.40 Structure of Timer 2, Timer X ................................................................................ 3-63
Fig. 3.5.41 Structure of Timer X mode register ...................................................................... 3-64
Fig. 3.5.42 Structure of Transmit/Receive buffer register ...................................................... 3-64
Fig. 3.5.43 Structure of Serial I/O status register ................................................................... 3-65
Fig. 3.5.44 Structure of EXB interrupt source enable register ............................................ 3-65
Fig. 3.5.45 Structure of EXB interrupt source register ........................................................... 3-66
Fig. 3.5.46 Structure of EXB index register ............................................................................. 3-66
Fig. 3.5.47 Structure of Register window 1 .............................................................................. 3-67