- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370960 > M38B79MFH (Mitsubishi Electric Corporation) SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER PDF資料下載
參數(shù)資料
| 型號： | M38B79MFH |
| 廠商： | Mitsubishi Electric Corporation |
| 英文描述： | SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| 中文描述： | 單芯片8位CMOS微機 |
| 文件頁數(shù)： | 63/109頁 |
| 文件大?。?/td> | 1559K |
| 代理商： | M38B79MFH |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁當前第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁
38B7 Group
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
MITSUBISHI MICROCOMPUTERS
PRELIMINARY
Notice: This is not a final specification.
change.
Some parametric limits are subject to
63
1
5
P
S
S
.
7
5
μ
s
6
4
μ
s
6
4
μ
s
6
4
μ
s
6
4
μ
s
6
4
μ
s
m
=
0
m
=
7
m
=
8
m
=
9
m
=
6
3
1
6
.
0
μ
s
1
5
.
7
5
μ
s
1
5
.
7
5
μ
s
1
5
.
7
5
μ
s
1
5
.
7
5
μ
s
1
5
.
7
5
μ
s
u
l
l
b
b
s
s
e
e
-
p
-
p
w
w
e
e
i
i
i
i
d
d
o
o
t
t
d
d
h
h
m
m
w
w
o
o
h
h
d
d
e
e
u
u
r
r
l
l
e
e
a
a
t
t
“
“
i
i
H
H
o
o
n
n
”
”
p
p
r
r
e
e
u
u
g
g
l
s
l
s
i
i
s
s
e
e
t
t
e
e
w
w
r
r
i
i
d
d
H
L
t
t
:
h
h
0
0
0
0
s
s
1
0
1
1
1
1
6
5
1
0
.
.
1
1
0
7
1
1
u
u
u
:
r
r
s
s
i
i
μ
s
5
μ
s
:
m
:
=
=
8
,
a
2
l
l
4
o
,
t
3
h
2
e
,
r
4
v
0
a
,
l
5
e
6
s
m
u
4
0
9
6
μ
s
Data Setup
The PWM output pin also function as port P9
6
. Set port P9
6
to be
the PWM output pin by setting bit 0 of the PWM control register
(address 0026
16
) to
“
1
”
. The high-order 8 bits of output data are
set in the high-order PWM register PWMH (address 0035
16
) and
the low-order 6 bits are set in the low-order PWM register PWML
(address 0036
16
).
PWM Operation
The timing of the 14-bit PWM function is shown in Figure 65.
The 14-bit PWM data is divided into the low-order 6 bits and the
high-order 8 bits in the PWM latch.
The high-order 8 bits of data determine how long an
“
H
”
level sig-
nal is output during each sub-period. There are 64 sub-periods in
each period, and each sub-period t is 256
τ
(= 64
μ
s) long. The
signal
’
s
“
H
”
has a length equal to N times
τ
, and its minimum reso-
lution = 250 ns.
The last bit of the sub-period becomes the ADD bit which is speci-
fied either
“
H
”
or
“
L,
”
by the contents of PWML. As shown in Table
11, the ADD bit is decided either
“
H
”
or
“
L.
”
That is, only in the sub-period tm shown in Table 11 in the PWM
cycle period T = 64 t, the
“
H
”
duration is lengthened during the
minimum resolution width
τ
period in comparison with the other
period.
For example, if the high-order eight bits of the 14-bit data are
“
03
16
”
and the low-order six bits are
“
05
16
,
”
the length of the
“
H
”
level output in sub-periods t8, t24, t32, t40 and t56 is 4
τ
, and its
length 3
τ
in all other sub-periods.
Time at the
“
H
”
level of each sub-period almost becomes equal
because the time becomes length set in the high-order 8 bits or
becomes the value plus t, and this sub-period t (= 64
μ
s, approxi-
mate 15.6 kHz) becomes cycle period approximately.
Table 11 Relationship between low-order 6-bit data and setting
period of ADD bit
Low-order
6-bit data
0 0 0 0 0 0
0 0 0 0 0 1
0 0 0 0 1 0
0 0 0 1 0 0
0 0 1 0 0 0
0 1 0 0 0 0
1 0 0 0 0 0
None
m = 32
m = 16, 48
m = 8, 24, 40, 56
m = 4, 12, 20, 28, 36, 44, 52, 60
m = 2, 6, 10, 14, 18, 22, 26, 30, 34, 38, 42, 46, 50, 54, 58, 62
m = 1, 3, 5, 7, .................................................., 57, 59, 61, 63
LSB
Sub-periods tm lengthened (m = 0 to 63)
Transfer From Register to Latch
Data written to the PWML register is transferred to the PWM latch
once in each PWM period (every 4096
μ
s), and data written to the
PWMH register is transferred to the PWM latch once in each sub-
period (every 64
μ
s). Pulses output from the PWM output pin
correspond to this latch contents.
When the PWML register is read, the contents of the latch are
read. However, bit 7 of the PWML register indicates whether the
transfer to the PWM latch is completed: the transfer is completed
when bit 7 is
“
0
”
, it is not done when bit 7 is
“
1
”
.
Fig. 65 PWM timing
相關PDF資料 |
PDF描述 |
|---|---|
| M38B79MFH-A055 | SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M38B79MFH-A055FP | SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M38B79MFH-A154FP | SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M38B79MFH-A157FP | SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M38C13E6HP | SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| M38C13E6FP | 功能描述:IC 740 MCU OTP 24K 64LQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:740/38000 產(chǎn)品培訓模塊:MCU Product Line Introduction XMEGA Introduction AVR XMEGA USB Connectivity 標準包裝:90 系列:AVR® XMEGA 核心處理器:AVR 芯體尺寸:8/16-位 速度:32MHz 連通性:I²C，IrDA，SPI，UART/USART 外圍設備:欠壓檢測/復位，DMA，POR，PWM，WDT 輸入/輸出數(shù):50 程序存儲器容量:192KB（96K x 16） 程序存儲器類型:閃存 EEPROM 大小:4K x 8 RAM 容量:16K x 8 電壓 - 電源 (Vcc/Vdd):1.6 V ~ 3.6 V 數(shù)據(jù)轉換器:A/D 16x12b; D/A 2x12b 振蕩器型:內部 工作溫度:-40°C ~ 85°C 封裝/外殼:64-TQFP 包裝:托盤 配用:ATSTK600-RC14-ND - STK600 SOCKET/ADAPTER 64TQFPATSTK600-TQFP64-ND - STK600 SOCKET/ADAPTER 64-TQFPATAVRONEKIT-ND - KIT AVR/AVR32 DEBUGGER/PROGRMMRATAVRISP2-ND - PROGRAMMER AVR IN SYSTEM |
| M38C13E6HP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M38C13RLFS | 制造商:Renesas Electronics Corporation 功能描述:EMULATION MCU/8BIT CMOS EMULATION CHIP - Bulk |
| M38C24M4-XXXFP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M38C24M4-XXXHP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
發(fā)布緊急采購，3分鐘左右您將得到回復。