38B5 Group User’s Manual
1-23
HARDWARE
FUNCTIONAL DESCRIPTION
Timer 12 mode register
(T12M: address 0028
16
)
Timer 1 count stop bit
0 : Count operation
1 : Count stop
Timer 2 count stop bit
0 : Count operation
1 : Count stop
Timer 1 count source selection bits
00 : f(X
IN
)/8 or f(X
CIN
)/16
01 : f(X
CIN
)
10 : f(X
IN
)/16 or f(X
CIN
)/32
11 : f(X
)/64 or f(X
)/128
Timer 2 count source selection bits
00 : Underflow of Timer 1
01 : f(X
CIN
)
10 : External count input CNTR
0
11 : Not available
Timer 1 output selection bit (P4
5
)
0 : I/O port
1 : Timer 1 output
Not used (returns “0” when read)
(Do not write “1” to this bit.)
Timer 34 mode register
(T34M: address 0029
16
)
Timer 3 count stop bit
0 : Count operation
1 : Count stop
Timer 4 count stop bit
0 : Count operation
1 : Count stop
Timer 3 count source selection bits
00 : f(X
IN
)/8 or f(X
CIN
)/16
01 : Underflow of Timer 2
10 : f(X
IN
)/16 or f(X
CIN
)/32
11 : f(X
)/64 or f(X
)/128
Timer 4 count source selection bits
00 : f(X
)/8 or f(X
)/16
01 : Underflow of Timer 3
10 : External count input CNTR
1
(Note)
11 : Not available
Timer 3 output selection bit (P4
6
)
0 : I/O port
1 : Timer 3 output
Not used (returns “0” when read)
(Do not write “1” to this bit.)
Timer 56 mode register
(T56M: address 002A
16
)
Timer 5 count stop bit
0 : Count operation
1 : Count stop
Timer 6 count stop bit
0 : Count operation
1 : Count stop
Timer 5 count source selection bit
0 : f(X
IN
)/8 or f(X
CIN
)/16
1 : Underflow of Timer 4
Timer 6 operation mode selection bit
0 : Timer mode
1 : PWM mode
Timer 6 count source selection bits
00 : f(X
IN
)/8 or f(X
CIN
)/16
01 : Underflow of Timer 5
10 : Underflow of Timer 4
11 : Not available
Timer 6 (PWM) output selection bit (P4
4
)
0 : I/O port
1 : Timer 6 output
Not used (returns “0” when read)
(Do not write “1” to this bit.)
b7
b0
b7
b0
b7
b0
Note:
In the mask option type P, CNTR
1
function cannot be used.
Timers
8-Bit Timer
The 38B5 group has six built-in timers : Timer 1, Timer 2, Timer 3,
Timer 4, Timer 5, and Timer 6.
Each timer has the 8-bit timer latch. All timers are down-counters.
When the timer reaches “00
16
,” an underflow occurs with the next
count pulse. Then the contents of the timer latch is reloaded into the
timer and the timer continues down-counting. When a timer
underflows, the interrupt request bit corresponding to that timer is
set to “1.”
The count can be stopped by setting the stop bit of each timer to “1.”
The internal system clock can be set to either the high-speed mode
or low-speed mode with the CPU mode register. At the same time,
timer internal count source is switched to either f(X
IN
) or f(X
CIN
).
G
Timer 1, Timer 2
The count sources of timer 1 and timer 2 can be selected by setting
the timer 12 mode register. A rectangular waveform of timer 1 under-
flow signal divided by 2 can be output from the P4
5
/T
1OUT
pin. The
active edge of the external clock CNTR
0
can be switched with the bit
6 of the interrupt edge selection register.
At reset or when executing the STP instruction, all bits of the timer 12
mode register are cleared to “0,” timer 1 is set to “FF
16
,” and timer 2
is set to “01
16
.”
G
Timer 3, Timer 4
The count sources of timer 3 and timer 4 can be selected by setting
the timer 34 mode register. A rectangular waveform of timer 3 under-
flow signal divided by 2 can be output from the P4
6
/T
3OUT
pin. The
active edge of the external clock CNTR
1
(Note)
can be switched with
the bit 7 of the interrupt edge selection register.
Note:
In the mask option type P, CNTR
1
function cannot be used.
G
Timer 5, Timer 6
The count sources of timer 5 and timer 6 can be selected by setting
the timer 56 mode register. A rectangular waveform of timer 6 under-
flow signal divided by 2 can be output from the P4
4
/PWM
1
pin.
G
Timer 6 PWM
1
Mode
Timer 6 can output a PWM rectangular waveform with “H” duty cycle
n/(n+m) from the P4
4
/PWM
1
pin by setting the timer 56 mode regis-
ter (refer to Figure 18). The n is the value set in timer 6 latch (address
0025
16
) and m is the value in the timer 6 PWM register (address
0027
16
). If n is “0,” the PWM output is “L,” if m is “0,” the PWM output
is “H” (n = 0 is prior than m = 0). In the PWM mode, interrupts occur
at the rising edge of the PWM output.
Fig. 16 Structure of timer related register