- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄224144 > M38B52E5XXXFS (Renesas Technology Corp.) SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER PDF資料下載
參數(shù)資料
| 型號(hào)： | M38B52E5XXXFS |
| 廠商： | Renesas Technology Corp. |
| 英文描述： | SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| 中文描述： | 單芯片8位CMOS微機(jī) |
| 文件頁(yè)數(shù)： | 36/70頁(yè) |
| 文件大?。?/td> | 864K |
| 代理商： | M38B52E5XXXFS |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)當(dāng)前第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)
MITSUBISHI MICROCOMPUTERS
38B5 Group
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
40
PRELIMINAR
Y
Notice:
This
is not
a final
specification.
Some
parametric
limits
are
subject
to change.
Data setup
(1) 16-timingOrdinary Mode
The area of addresses 0FB016 to 0FFF16 are used as a
FLD automatic display RAM.
When data is stored in the FLD automatic display RAM,
the last data of FLD port P2 is stored at address 0FB016,
the last data of FLD port P0 is stored at address 0FC016,
the last data of FLD port P1 is stored at address 0FD016,
the last data of FLD port P3 is stored at address 0FE016,
and the last data of FLD port P8 is stored at address 0FF016,
to assign in sequence from the last data respectively.
The first data of the FLD port P2, P0, P1, P3, and P8 is stored at
an address which adds the value of (the timing number – 1) to the
corresponding address 0FB016, 0FC016, 0FD016, 0FE016, and
0FF016.
Set the FLD data pointer reload register to the value given by the
number of digits – 1. “1” is always written to bit 6, and “0” is
always written to bit 5. Note that “0” is always read from bits 6
and 5 when reading.
(2) 16-timingGradation Display Mode
Display data setting is performed in the same way as that of the
16-timingordinary mode. Gradation display control data is
arranged at an address resulting from subtracting 005016 from
the display data store address of each timing and pin. Bright dis-
play is performed by setting “0,” and dark display is performed by
setting “1.”
(3) 32-timing Mode
The area of addresses 0F6016 to 0FFF16 are used as a
FLD automatic display RAM.
When data is stored in the FLD automatic display RAM,
the last data of FLD port P2 is stored at address 0F6016,
the last data of FLD port P0 is stored at address 0F8016,
the last data of FLD port P1 is stored at address 0FA016,
the last data of FLD port P3 is stored at address 0FC016,
and the last data of FLD port P8 is stored at address 0FE016,
to assign in sequence from the last data respectively.
The first data of the FLD port P2, P0, P1, P3, and P8 is stored at
an address which adds the value of (the timing number – 1) to the
corresponding address 0F6016, 0F8016, 0FA016, 0FC016, and
0FE016.
Set the FLD data pointer reload register to the value given by the
number of digits–1. “1” is always written to bit 6, and “0” is always
written to bit 5. Note that “0” is always read from bits 6 and 5
when reading.
Fig. 43 Example of Using the FLD Automatic Display RAM in
16-timingOrdinary Mode
Number of FLD segments: 15
Number of timing: 8
(FLD data pointer reload register = 7)
Address
0FCF16
0FB116
0FB216
0FB316
0FB416
0FB516
0FB616
0FB716
0FB816
0FB916
0FBA16
0FBB16
0FBC16
0FBD16
0FBE16
0FBF16
0FC016
0FC116
0FC216
0FC316
0FC416
0FC516
0FC616
0FC716
0FC816
0FC916
0FCA16
0FCB16
0FCC16
0FCD16
0FCE16
0FD016
0FD116
0FD216
0FD316
0FD416
0FD516
0FD616
0FD716
0FD816
0FD916
0FDA16
0FDB16
0FDC16
0FDD16
0FDE16
0FDF16
0FE116
0FE216
0FE316
0FE416
0FE516
0FE616
0FE716
0FE816
0FE916
0FEA16
0FEB16
0FEC16
0FED16
0FEE16
0FEF16
0FE016
0FF116
0FF216
0FF316
0FF416
0FF516
0FF616
0FF716
0FF816
0FF916
0FFA16
0FFB16
0FFC16
0FFD16
0FFE16
0FFF16
0FF016
0FB016
The last timing
(The last data of FLDP2)
7
654
3210
Bit
The last timing
(The last data of FLDP0)
The last timing
(The last data of FLDP1)
The last timing
(The last data of FLDP3)
The last timing
(The last data of FLDP8)
Timing for start
(The first data of FLDP2)
FLDP2 data area
Timing for start
(The first data of FLDP0)
FLDP0 data area
Timing for start
(The first data of FLDP1)
FLDP1 data area
Timing for start
(The first data of FLDP3)
FLDP3 data area
Timing for start
(The first data of FLDP8)
FLDP8 data area
Note:
shaded area is used for segment.
shaded area is used for digit.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M38B52E6XXXFP | SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M38B52E6XXXFS | SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M39012/04-0001 | PANEL MOUNT, CABLE TERMINATED, FEMALE, N CONNECTOR, SOLDER, RECEPTACLE |
| M39012/04-0002 | PANEL MOUNT, FEMALE, N CONNECTOR, SOLDER, RECEPTACLE |
| M39012/13-0001 | PANEL MOUNT, FEMALE, BNC CONNECTOR, RECEPTACLE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M38B52E6XXXFP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M38B52E6XXXFS | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M38B52E7XXXFP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M38B52E7XXXFS | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M38B52E8XXXFP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。