14
3851 Group
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
MITSUBISHI MICROCOMPUTERS
TIMERS
The 3851 group has four timers: timer X, timer Y, timer 1, and
timer 2.
The division ratio of each timer or prescaler is given by 1/(n + 1),
where n is the value in the corresponding timer or prescaler latch.
All timers are count down. When the timer reaches “00
16
”, an un-
derflow occurs at the next count pulse and the corresponding
timer latch is reloaded into the timer and the count is continued.
When a timer underflows, the interrupt request bit corresponding
to that timer is set to “1”.
Timer 1 and Timer 2
The count source of prescaler 12 is the oscillation frequency di-
vided by 16. The output of prescaler 12 is counted by timer 1 and
timer 2, and a timer underflow sets the interrupt request bit.
Timer X and Timer Y
Timer X and Timer Y can each select in one of four operating
modes by setting the timer XY mode register.
(1) Timer Mode
The timer counts the count source selected by Timer count source
selection bit.
(2) Pulse Output Mode
The timer counts the count source selected by Timer count source
selection bit. Whenever the contents of the timer reach “00
16
”, the
signal output from the CNTR
0
(or CNTR
1
) pin is inverted. If the
CNTR
0
(or CNTR
1
) active edge selection bit is “0”, output begins
at “ H”.
If it is “1”, output starts at “L”. When using a timer in this mode, set
the corresponding port P2
7
( or port P4
0
) direction register to out-
put mode.
(3) Event Counter Mode
Operation in event counter mode is the same as in timer mode, ex-
cept that the timer counts signals input through the CNTR
0
or
CNTR
1
pin.
When the CNTR
0
(or CNTR
1
) active edge selection bit is “0”, the
rising edge of the CNTR
0
(or CNTR
1
) pin is counted.
When the CNTR
0
(or CNTR
1
) active edge selection bit is “1”, the
falling edge of the CNTR
0
(or CNTR
1
) pin is counted.
(4) Pulse Width Measurement Mode
If the CNTR
0
(or CNTR
1
) active edge selection bit is “0”, the timer
counts the selected signals by the count source selection bit while
the CNTR
0
(or CNTR
1
) pin is at “H”. If the CNTR
0
(or CNTR
1
) ac-
tive edge selection bit is “1”, the timer counts it while the CNTR
0
(or CNTR
1
) pin is at “L”.
The count can be stopped by setting “1” to the timer X (or timer Y)
count stop bit in any mode. The corresponding interrupt request
bit is set each time a timer overflows.
Fig. 11 Structure of timer XY mode register
I
Note
When switching the count source by the timer 12, X and Y count
source bit, the value of timer count is altered in unconsiderable
amount owing to generating of a thin pulses in the count input
signals.
Therefore, select the timer count source before set the value to
the prescaler and the timer.
Fig. 12 Structure of timer count source selection register
Timer X count stop bit
0: Count start
1: Count stop
Timer XY mode register
(TM : address 0023
16
)
Timer Y operating mode bit
0 0: Timer mode
0 1: Pulse output mode
1 0: Event counter mode
1 1: Pulse width measurement mode
CNTR
1
active edge selection bit
0: Interrupt at falling edge
Count at rising edge in event
counter mode
1: Interrupt at rising edge
Count at falling edge in event
counter mode
Timer Y count stop bit
0: Count start
1: Count stop
b7
CNTR
0
active edge selection bit
0: Interrupt at falling edge
Count at rising edge in event
counter mode
1: Interrupt at rising edge
Count at falling edge in event
counter mode
b0
Timer X operating mode bit
0 0: Timer mode
0 1: Pulse output mode
1 0: Event counter mode
1 1: Pulse width measurement mode
Timer count source selection register
(TCSS : address 0028
16
)
b7
b0
Timer X count source selection bit
IN
CIN
0 : f(X
IN
)/16 (f(X
CIN
)/)/16 at low-speed mode)
Timer Y count source selection bit
0 : f(X
IN
)/16 (f(X
CIN
)/16 at low-speed mode)
1 : f(X
IN
)/2 (f(X
CIN
)/2 at low-speed mode)
Timer 12 count source selection bit
0 : f(X
IN
)/16 (f(X
CIN
)/16 at low-speed mode)
1 : f(X
CIN
)
Not used (returns “0” when read)