- 您現在的位置：買賣IC網 > PDF目錄45041 > M38049FFHHP 8-BIT, FLASH, 8.4 MHz, MICROCONTROLLER, PQFP64 PDF資料下載
參數資料
| 型號： | M38049FFHHP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, FLASH, 8.4 MHz, MICROCONTROLLER, PQFP64 |
| 封裝： | 10 X 10 MM, 0.50 MM PITCH, PLASTIC, LQFP-64 |
| 文件頁數： | 98/116頁 |
| 文件大?。?/td> | 1261K |
| 代理商： | M38049FFHHP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁當前第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁
Rev.1.01
Jan 25, 2005
page 82 of 114
REJ03B0131-0101Z
3804 Group (Spec. H)
Fig. 81 CPU rewrite mode set/release flowchart
Figure 81 shows a flowchart for setting/releasing CPU rewrite
mode.
Fig. 80 Structure of flash memory control register 2
Table 14 State of E/W inhibition function
All user block E/W
enable bit
0
1
8 KB user block E/W
enable bit
0
1
0
1
8 KB 2 block
Addresses C00016 to FFFF16
E/W disabled
E/W enabled
16 KB + 24 KB block
Addresses 200016 to BFFF16
E/W disabled
E/W enabled
Data block
Addresses 100016 to 1FFF16
E/W enabled
Notes 1: For this bit to be set to “1”, the user needs to write a “0” and then a
“1” to it in succession. For this bit to be set to “0”, write “0” only to
this bit.
2: Effective only when the CPU rewrite mode select bit = “1”.
b7
b0
Not used
Not used (do not write “1” to this bit.)
All user block E/W enable bit (Notes 1, 2)
0 :
E/W disabled
1 :
E/W enabled
Flash memory control register 2
(FMCR2: address : 0FE216: initial value: 4516)
Not used
End
Start
Execute read array command (Note 2)
Single-chip mode or Boot mode
Set CPU mode register (Note 1)
Using software command executes erase,
program, or other operation
Jump to control program transferred to internal
RAM
(Subsequent operations are executed by control
program in this RAM)
Transfer CPU rewrite mode control program to
internal RAM
Notes 1: Set the main clock as follows depending on the clock division ratio selection bits of CPU
mode register (bits 6, 7 of address 003B16).
2: Before exiting the CPU rewrite mode after completing erase or program operation, always
be sure to execute the read array command.
Write “0” to CPU rewrite mode select bit
Set CPU rewrite mode select bit to “1” (by
writing “0” and then “1” in succession)
Set all user block E/W enable bit to “1”
(by writing “0” and then “1” in succession)
Set 8 KB user block E/W enable bit
(At E/W disabled; writing “0”, at E/W enabled;
writing “0” and then “1” in succession)
Set all user block E/W enable bit to “0”
Set 8 KB user block E/W enable bit to “0”
相關PDF資料 |
PDF描述 |
|---|---|
| M38049FFHKP | 8-BIT, FLASH, 8.4 MHz, MICROCONTROLLER, PQFP64 |
| M38062E6FP | 8-BIT, OTPROM, 8 MHz, MICROCONTROLLER, PQFP80 |
| M38062E3-XXXFP | 8-BIT, OTPROM, 8 MHz, MICROCONTROLLER, PQFP80 |
| M38062E6-XXXFP | 8-BIT, OTPROM, 8 MHz, MICROCONTROLLER, PQFP80 |
| M38062M6-XXXFP | 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PQFP80 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| M38049FFLHP#U0 | 制造商:Renesas Electronics Corporation 功能描述: |
| M38049RLSS | 功能描述:DEV EMULATOR CHIP RAM 2KB 64SDIP RoHS:否 類別:編程器，開發(fā)系統 >> 內電路編程器、仿真器以及調試器 系列:- 產品變化通告:Development Systems Discontinuation 19/Jul/2010 標準包裝:1 系列:* 類型:* 適用于相關產品:* 所含物品:* |
| M3806 | 功能描述:電纜固定件和配件 LTSCG 625 BLACK RoHS:否 制造商:Heyco 類型:Cable Grips, Liquid Tight 材料:Nylon 顏色:Black 安裝方法:Cable 最大光束直徑:11.4 mm 抗拉強度: |
| M3806 BK001 | 制造商:Alpha Wire Company 功能描述:CBL 8COND 18AWG BLK 1000' |
| M3806 BK002 | 制造商:Alpha Wire Company 功能描述:CBL 8COND 18AWG BLK 500' |
發(fā)布緊急采購，3分鐘左右您將得到回復。