參數(shù)資料
型號: M38039GCH-XXXWG
元件分類: 微控制器/微處理器
英文描述: 8-BIT, MROM, 8.4 MHz, MICROCONTROLLER, PBGA64
封裝: 6 X 6 MM, 0.65 PITCH, FLGA-64
文件頁數(shù): 11/103頁
文件大小: 1412K
代理商: M38039GCH-XXXWG
REJ03B0166-0113 Rev.1.13
Aug 21, 2009
Page 15 of 100
3803 Group (Spec.H QzROM version)
MISRG
(1) Bit 0 of address 001016: Oscillation stabilizing time
set after STP instruction released bit
When the MCU stops the clock oscillation by the STP
instruction and the STP instruction has been released by an
external interrupt source, usually, the fixed values of Timer 1
and Prescaler 12 (Timer 1 = 0116, Prescaler 12 = FF16) are
automatically reloaded in order for the oscillation to
stabilize. The user can inhibit the automatic setting by setting
“1” to bit 0 of MISRG (address 001016).
However, by setting this bit to “1”, the previous values, set
just before the STP instruction was executed, will remain in
Timer 1 and Prescaler 12. Therefore, you will need to set an
appropriate value to each register, in accordance with the
oscillation stabilizing time, before executing the STP
instruction.
Figure 10 shows the structure of MISRG.
(2) Bits 1, 2, 3 of address 001016: Middle-speed Mode
Automatic Switch Function
In order to switch the clock mode of an MCU which has a
sub-clock, the following procedure is necessary:
set CPU mode register (003B16) --> start main clock
oscillation --> wait for oscillation stabilization --> switch to
middle-speed mode (or high-speed mode).
However, the 3803 group (Spec.H QzROM version) has the
built-in function which automatically switches from low to
middle-speed mode by program.
Middle-speed mode automatic switch by program
The middle-speed mode can also be automatically switched
by program while operating in low-speed mode. By setting
the middle-speed automatic switch start bit (bit 3) of MISRG
(address 001016) to “1” in the condition that the middle-
speed mode automatic switch set bit is “1” while operating in
low-speed mode, the MCU will automatically switch to
middle-speed mode. In this case, the oscillation stabilizing
time of the main clock can be selected by the middle-speed
automatic switch wait time set bit (bit 2) of MISRG (address
001016).
Fig 10. Structure of MISRG
MISRG
MISRG: address 001016)
b7
b0
Oscillation stabilizing time set after STP instruction
released bit
0 : Automatically set “0116” to Timer 1, “FF16” to
Prescaler 12
1 : Automatically set disabled
Middle-speed mode automatic switch set bit
0 : Not set automatically
1 : Automatic switching enabled (Note)
Middle-speed mode automatic switch wait time set bit
0 : 4.5 to 5.5 machine cycles
1 : 6.5 to 7.5 machine cycles
Middle-speed mode automatic switch start bit
(Depending on program)
0 : Invalid
1 : Automatic switch start (Note)
Not used (return “0” when read)
(Do not write “1” to this bit)
Note : When automatic switch to middle-speed mode from low-speed mode occurs,
the values of CPU mode register (3B16) change.
相關(guān)PDF資料
PDF描述
M38039G8HKP 8-BIT, MROM, 8.4 MHz, MICROCONTROLLER, PQFP64
M38049FFHHP 8-BIT, FLASH, 8.4 MHz, MICROCONTROLLER, PQFP64
M38049FFHSP 8-BIT, FLASH, 8.4 MHz, MICROCONTROLLER, PDIP64
M38049FFHFP 8-BIT, FLASH, 8.4 MHz, MICROCONTROLLER, PQFP64
M38049FFHHP 8-BIT, FLASH, 8.4 MHz, MICROCONTROLLER, PQFP64
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M38049FFFP#U0 制造商:Renesas Electronics Corporation 功能描述:
M38049FFLHP#U0 制造商:Renesas Electronics Corporation 功能描述:
M38049RLSS 功能描述:DEV EMULATOR CHIP RAM 2KB 64SDIP RoHS:否 類別:編程器,開發(fā)系統(tǒng) >> 內(nèi)電路編程器、仿真器以及調(diào)試器 系列:- 產(chǎn)品變化通告:Development Systems Discontinuation 19/Jul/2010 標(biāo)準(zhǔn)包裝:1 系列:* 類型:* 適用于相關(guān)產(chǎn)品:* 所含物品:*
M3806 功能描述:電纜固定件和配件 LTSCG 625 BLACK RoHS:否 制造商:Heyco 類型:Cable Grips, Liquid Tight 材料:Nylon 顏色:Black 安裝方法:Cable 最大光束直徑:11.4 mm 抗拉強(qiáng)度:
M3806 BK001 制造商:Alpha Wire Company 功能描述:CBL 8COND 18AWG BLK 1000'