- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69014 > M37753S4CFP 16-BIT, 40 MHz, MICROCONTROLLER, PQFP80 PDF資料下載
參數(shù)資料
| 型號(hào)： | M37753S4CFP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 16-BIT, 40 MHz, MICROCONTROLLER, PQFP80 |
| 封裝： | PLASTIC, QFP-80 |
| 文件頁數(shù)： | 57/110頁 |
| 文件大?。?/td> | 1439K |
| 代理商： | M37753S4CFP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁當(dāng)前第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁
49
MITSUBISHI MICROCOMPUTERS
M37753M8C-XXXFP, M37753M8C-XXXHP
M37753S4CFP, M37753S4CHP
PRELIMINAR
Y
Notice:
This
is not
a final
specification.
Some
parametric
limits
are
subject
to change.
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Output pin of trans-
mit clock select bits
Table 6. Output pin of transmit clock select bits and pins’ function
TC1
0
1
TC0
0
1
0
1
Pin name
P81/CLK0
CLK0
“H”
P82/RXD0
RXD0
“H” (Note)
CLKS2
“H” (Note)
P80/CTS0/RTS0/DA0
P80
CLKS1
Note: It outputs “H” when bit 2 of the port P8 direction register is “1”, and it
becomes floating when bit 2 is “0”.
Fig. 62 Relevant registers except special function select register 1
bit configuration in plural output of transmit clock mode
0 0 1 : Clock synchronous
0
: Internal clock
This bit must be “0”
UART0 Transmit/Receive mode register
76543210
1
0
Address
3016
1
: Disable CTS, RTS
UART0 Transmit/Receive control register 0
76543210
1
Address
3416
0
: Disable receive
UART0 Transmit/Receive control register 1
76543210
0
Address
3516
0
: Disable D-A output
A-D control register 1
76543210
0
Address
1F16
Fig. 61 External connection example in plural output of transmit
clock mode
UART0
DIN
CLK
Note: This is available in clock synchronous serial I/O, using internal clock
and transmission mode.
CLKS1
TXD0
CLKS0
CLK0
DIN
CLK
DIN
CLK
Receive
Receive starts when bit 2 (REk flag) of UARTk Transmit/Receive
control register 1 is set to “1”.
The RTSk output is “H” when the REk flag is “0” and goes “L” when
the REk flag changed to “1” and the TIk flag did to “0”. It goes back to
“H” when receive starts. The TIk flag is cleared to “0” by write dummy
data to the transmit buffer register. It is ready to receive when RTSk
output is “L”.
The data from the RxDk pin is retrieved and the contents of the re-
ceive register is shifted by 1 bit each time when the transmission
clock CLKj changes from “L” to “H.” When an 8-bit data is received,
the contents of the receive register is transferred to the receive buffer
register and bit 3 (RIk flag) of UARTk Transmit/Receive control regis-
ter 1 is set to “1”. In other words, the setting “1” to the RIk flag indi-
cates that the receive buffer register contains the received data.
When the RIk flag changes from “0” to “1”, the interrupt request bit in
the UARTk receive interrupt control register is set to “1”. Bit 4 (OERk
flag) of UARTk Transmit/Receive control register 1 is set to “1” when
the next data is transferred from the receive register to the receive
buffer register while RIk flag is “1”, and indicates that the next data
was transferred to the receive register before the contents of the re-
ceive buffer register was read. RIk flag is automatically cleared to “0”
when the low-order byte of the receive buffer register is read or when
the REk flag is cleared to “0”. The OERk flag is cleared when the REk
flag is cleared or port P8 is set to a parallel port. Bit 5 (FERk flag), bit
6 (PERk flag), and bit 7 (SUMk flag) are ignored in clock synchro-
nous mode.
When reading the contents of the receive buffer register, the re-
ceived data is pulled from the least significant bit (LSB) in the re-
ceived order if bit 7 (TEM) of the UARTj Transmit/Receive control
registers 0 is “0”. If bit 7 (TEM) is “1”, the received data is pulled from
the most significant bit (MSB).
As shown in Figure 54, with clock synchronous serial communica-
tion, data cannot be received unless the transmitter is operating be-
cause the receive clock is created from the transmission clock.
Therefore, the transmitter must be operating even when there is no
need to sent data from UARTk to UARTj.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M37753S4CFP | 16-BIT, 40 MHz, MICROCONTROLLER, PQFP80 |
| M37753M8C-XXXHP | 16-BIT, MROM, 40 MHz, MICROCONTROLLER, PQFP80 |
| M37754M6C-XXXGP | 16-BIT, MROM, 40 MHz, MICROCONTROLLER, PQFP100 |
| M37795STJ | 16-BIT, 8 MHz, MICROCONTROLLER, PQCC84 |
| M37795SJ | 16-BIT, 8 MHz, MICROCONTROLLER, PQCC84 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M37753S4CHP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
| M37754 | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16BIT CMOS MICROCOMPUTER |
| M37754FFCGP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER FLASH MEMORY VERSION |
| M37754FFCHP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER FLASH MEMORY VERSION |
| M37754M6C-XXXGP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。