- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69014 > M37753M8C-XXXHP 16-BIT, MROM, 40 MHz, MICROCONTROLLER, PQFP80 PDF資料下載
參數(shù)資料
| 型號(hào)： | M37753M8C-XXXHP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 16-BIT, MROM, 40 MHz, MICROCONTROLLER, PQFP80 |
| 封裝： | FINE PITCH, QFP-80 |
| 文件頁數(shù)： | 76/109頁 |
| 文件大小： | 865K |
| 代理商： | M37753M8C-XXXHP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁當(dāng)前第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁
69
MITSUBISHI MICROCOMPUTERS
M37753M8C-XXXFP, M37753M8C-XXXHP
M37753S4CFP, M37753S4CHP
PRELIMINAR
Y
Notice:
This
is not
a final
specification.
Some
parametric
limits
are
subject
to change.
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Bus cycle in WIT/STP
When the WIT/STP instruction is executed with the standby state se-
lect bit 1 (bit 6 of particular function select register 0) = “0”, the clock
sources
φ BIU and φ CPU or oscillation stop without waiting for
completion of the bus cycle being executed. Accordingly, the micro-
computer may enter WIT/STP state during bus access in which out-
put of pin E is “L”.
Otherwise, when the WIT/STP instruction is executed with the
standby state select bit 1 = “1”, the clock sources
φ BIU and φ CPU or
oscillation stop after completion of read or write in the bus access
cycle being executed. Consequently, in WIT/STP state, the bus be-
comes the nonaccess state in which output of pin E is “H”.
Bus state in WIT/STP
Normally, pins for the address output, data input/output and bus
control signal output in the memory expansion/microprocessor mode
(ports P0 to P3 in single-chip mode; refer to section on Processor
mode) retain the state as external bus pins when the clock sources
φ BIU and φ CPU stop in WIT/STP state.
However, when the WIT/STP instruction is executed with the standby
state select bit 0 (bit 5 of particular function select register 0) = “1”,
those pins function depending on the contents of each port direction
register and port latch in WIT/STP state like ports in single-chip
mode. That is, when setting arbitrary data to the port latch and the
contents of direction register to “1”, that data is output from the pin;
when clearing the contents of direction register to “0”, the pin be-
comes floating. This function makes the external bus arbitrary state
in WIT/STP state. When making pins floating, take consideration with
an external circuit to prevent their electric potential from becoming
half level of the electric potential.
When writing to registers relevant to ports P0 to P3 in the memory
expansion/microprocessor mode, set the standby state select bit 0 to
“1” before that write. If that bit is “0”, write is impossible, because
addresses corresponding to registers relevant to ports P0 to P3,
which are addresses 216 to 916 are the external memory areas
shown in Figure 86.
The E pin state can arbitrarily be selected in WIT/STP state in the
memory expansion/microprocessor mode, too. Refer to the Table 8
for details.
Note that the function of arbitrary data output cannot be emulated
using a debugger.
Table 8 Signal output disable select bit function (bit 4 of particular function select register 1; Figure 63)
Processor mode
Pin
Function
Signal output disable select bit = “0”
Outputs enable signal E.
Outputs E when accessing internal/external
memory area.
Outputs “H” or “L” after executing WIT/STP
instruction
Outputs “H” when standby state select bit 1 is
“1”.
Signal output disable select bit = “1”
Outputs “L”.
Outputs E when accessing external memory
area only.
Outputs “H” or “L” after executing WIT/STP
instruction.
Outputs “L” when standby state select bit 1 is
“1” and standby state select bit 0 is “1”.
Outputs “H” when standby state select bit 1 is
“1” and standby state select bit 0 is “0.”
Outputs contents of port P42 latch; necessary
to set its direction register bit to “1”.
Note : All functions of signal output disable select bit cannot be debugged using an debugger.
Memory expansion mode
Microprocessor mode
Outputs clock
φ 1 regardless of φ 1 output
select bit.
E
φ 1
Single-chip mode
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M37754M6C-XXXGP | 16-BIT, MROM, 40 MHz, MICROCONTROLLER, PQFP100 |
| M37795STJ | 16-BIT, 8 MHz, MICROCONTROLLER, PQCC84 |
| M37795SJ | 16-BIT, 8 MHz, MICROCONTROLLER, PQCC84 |
| M37903S4CHP | 16-BIT, 26 MHz, MICROCONTROLLER, PQFP100 |
| M37920FCCHP | 16-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQFP100 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M37753S4CFP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
| M37753S4CHP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
| M37754 | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16BIT CMOS MICROCOMPUTER |
| M37754FFCGP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER FLASH MEMORY VERSION |
| M37754FFCHP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER FLASH MEMORY VERSION |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。