參數(shù)資料
型號(hào)： M37640M8-111FP
廠商： Mitsubishi Electric Corporation
英文描述： SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
中文描述： 單芯片8位CMOS微機(jī)
文件頁數(shù)： 40/96頁
文件大小： 1477K
代理商： M37640M8-111FP
40
Ver 1.4
MITSUBISHI MICROCOMPUTERS
7640 Group
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
1.18.3 SPI Compatible Operation
Setting the SPI bit (bit 0 in SIOCON2) puts the SIO in
an SPI compatible mode. The internal/external clock
select bit (bit 6 in SIOCON1) determines whether the
SIO is an SPI master or slave. If internal clock is se-
lected the SIO is a master, and if external clock is
selected the SIO is in slave mode.
Entering SPI mode has the following effects on opera-
tion:
1. The RxD pin functions as a MISO (Master In/Slave
Out) pin. This means that when the SPI is in slave
mode transmit data will be output on this pin. In mas
ter mode receive data is input on this pin.
2. The TxD pin functions as a MOSI (Master Out/Slave
In) pin. When the SPI is in slave mode receive data is
input on this pin. In master mode this pin drives the
transmit data.
3. The SRDY pin functions as a slave/chip select. If the
SPI is in slave mode, this pin functions as a slave se
lect input. When configured as an SPI master, the
SRDY pin functions as a chip select output.
Figure 1.40 shows the four possible SPI clock-to-data
relationships.
The CPol and CPha bits (bits 3 and 4 in SIOCON2)
are used to select the format.
1.18.3.1 SPI Slave Mode
When configured as an SPI slave the SIO does not
initiate any serial transfers. All transfers are initiated
by an external SPI bus master. When the CPha (bit 4
in SIOCON2) is “0” serial transfers begin with the fall-
ing edge of the SRDY input. For CPha = “1” serial
transfers begin when the SCLK leaves its idle state
(the clock idle state is defined by CPol, bit 3 in
SIOCON2).
If SRDY is held high, the shift clock is inhibited, SRXD
(MISO) is tri-stated, and the shift count is reset. If
SRDY is held low, then the shift operation is per-
formed. The SRDY input must be deasserted
(brought high) between transfers; this resets the
SIO’s internal bit counter.
When the SIO is in SPI slave mode, all transfers are
initiated by an external SPI bus master, not by the
MCU. Therefore, an application must implement
some form of handshaking or synchronization to
avoid writing to the SIO shift register during a serial
transfer. Writing to the SIO shift register during a
transfer will corrupt the transfer in progress.
SCLK
First bit
Last bit
SCLK
SCLK
SCLK
SRDY
TxD/RxD
Arrows indicate edge when data is captured
CPol = 1
CPha = 1
CPol = 0
CPha = 1
CPol = 1
CPha = 0
CPol = 0
CPha 0
Fig. 1.40. SPI Compatible Transmission Formats
相關(guān)PDF資料
PDF描述
M37640M8-126FP SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
M37640E8 SINGLE-CHIP 8-BIT CMOS MICROCONTROLLER
M37641F8-XXXFP SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
M37641F8-XXXHP SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
M37641M8-XXXFP SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M37640M8-126FP 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
M37640M8-XXXFP 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE CHIP 8 BIT CMOS MICROCOMPUTER
M37641F8E8-XXXFP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
M37641F8FP 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
M37641F8FP#U0 功能描述:IC 740 MCU FLASH 32K 80QFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:740/7600 標(biāo)準(zhǔn)包裝:250 系列:56F8xxx 核心處理器:56800E 芯體尺寸:16-位 速度:60MHz 連通性:CAN，SCI，SPI 外圍設(shè)備:POR，PWM，溫度傳感器，WDT 輸入/輸出數(shù):21 程序存儲(chǔ)器容量:40KB（20K x 16） 程序存儲(chǔ)器類型:閃存 EEPROM 大小:- RAM 容量:6K x 16 電壓 - 電源 (Vcc/Vdd):2.25 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 6x12b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 125°C 封裝/外殼:48-LQFP 包裝:托盤 配用:MC56F8323EVME-ND - BOARD EVALUATION MC56F8323
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*