- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45035 > M37546G2-XXXGP 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PQFP32 PDF資料下載
參數(shù)資料
| 型號： | M37546G2-XXXGP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PQFP32 |
| 封裝： | 7 X 7 MM, 0.80 MM PITCH, PLASTIC, LQFP-32 |
| 文件頁數(shù)： | 24/105頁 |
| 文件大?。?/td> | 1105K |
| 代理商： | M37546G2-XXXGP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁當(dāng)前第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁
REJ03B0160-0122 Rev.1.22 Mar 13, 2009
page 23 of 100
7546 Group
Fig. 20 Interrupt control
Interrupt Disable Flag
The interrupt disable flag is assigned to bit 2 of the processor sta-
tus register. This flag controls the acceptance of all interrupt
requests except for the BRK instruction. When this flag is set to
“1”, the acceptance of interrupt requests is disabled. When it is set
to “0”, the acceptance of interrupt requests is enabled. This flag is
set to “1” with the SEI instruction and set to “0” with the CLI in-
struction.
When an interrupt request is accepted, the contents of the proces-
sor status register are pushed onto the stack while the interrupt
disable flag remains set to “0”. Subsequently, this flag is automati-
cally set to “1” and multiple interrupts are disabled.
To use multiple interrupts, set this flag to “0” with the CLI instruc-
tion within the interrupt processing routine.
The contents of the processor status register are popped off the
stack with the RTI instruction.
Interrupt Request Bits
Once an interrupt request is generated, the corresponding inter-
rupt request bit is set to “1” and remains “1” until the request is
accepted. When the request is accepted, this bit is automatically
set to “0”.
Each interrupt request bit can be set to “0”, but cannot be set to
“1”, by software.
Interrupt Enable Bits
The interrupt enable bits control the acceptance of the corre-
sponding interrupt requests. When an interrupt enable bit is set to
“0”, the acceptance of the corresponding interrupt request is dis-
abled. If an interrupt request occurs in this condition, the
corresponding interrupt request bit is set to “1”, but the interrupt
request is not accepted. When an interrupt enable bit is set to “1”,
the acceptance of the corresponding interrupt request is enabled.
Each interrupt enable bit can be set to “0” or “1” by software.
The interrupt enable bit for an unused interrupt should be set to
“0”.
Interrupt Enable Setting
The following interrupt sources can be set to valid or invalid by the
interrupt source set register (000A16).
Key-on wakeup
UART1 bus collision detection interrupt
A/D conversion
Timer 1 interrupt
Interrupt edge selection
The valid edge of external interrupt INT0 and INT1 can be selected
by the interrupt edge selection bit of the interrupt edge selection
register (003A16), respectively.
Set bit 2 of interrupt edge selection register to “1”.
Key-on wakeup
Enable/disable of a key-on wakeup of pins P00, P04, and P06 can
be selected by the key-on wakeup enable bit of the interrupt edge
selection register (003A16), respectively.
Note: For key-on wakeup, UART1 bus collision detection, A/D conversion and Timer 1 interrupt,
even if interrupt valid bit (000A16) is set “0: Invalid”,
interrupt discrimination bit (000B16) is set to “1: interrupt occurs”
when corresponding interrupt request occurs.
But corresponding interrupt request bit (003C16, 003D16) is not set to “1”.
Interrupt disable flag I
Interrupt acceptance
Interrupt request bit
Interrupt enable bit
BRK instruction
Reset
Timer 1 interrupt request
Timer 1 interrupt valid bit
A/D conversion interrupt request
A/D conversion interrupt valid bit
A/D conversion interrupt
discrimination bit
Timer 1 interrupt
discrimination bit
A/D conversion/
Timer 1 interrupt
request bit
UART1 bus collision detection
interrupt request
UART1 bus collision detection
interrupt valid bit
Key-on wakeup interrupt request
Key-on wakeup interrupt valid bit
Key-on wakeup interrupt
discrimination bit
UART1 bus
collision detection
interrupt
discrimination bit
Key-on wakeup/
UART1 bus collision
detection interrupt
request bit
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M37546G4-XXXGP | 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PQFP32 |
| M37546G4-XXXHP | 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PQCC36 |
| M37546G2GP | 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PQFP32 |
| M37546G2HP | 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PQCC36 |
| M37546G4-XXXSP | 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PDIP32 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M37546G2-XXXHP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M37546G2-XXXSP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M37546G4GP | 功能描述:MCU 2/5V 16K 32-LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:740/38000 標(biāo)準(zhǔn)包裝:250 系列:80C 核心處理器:8051 芯體尺寸:8-位 速度:16MHz 連通性:EBI/EMI，I²C，UART/USART 外圍設(shè)備:POR，PWM，WDT 輸入/輸出數(shù):40 程序存儲器容量:- 程序存儲器類型:ROMless EEPROM 大小:- RAM 容量:256 x 8 電壓 - 電源 (Vcc/Vdd):4.5 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 8x10b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:68-LCC（J 形引線） 包裝:帶卷 (TR) |
| M37546G4GP#U0 | 功能描述:MCU 2/5V 16K 32-LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:740/38000 標(biāo)準(zhǔn)包裝:250 系列:80C 核心處理器:8051 芯體尺寸:8-位 速度:16MHz 連通性:EBI/EMI，I²C，UART/USART 外圍設(shè)備:POR，PWM，WDT 輸入/輸出數(shù):40 程序存儲器容量:- 程序存儲器類型:ROMless EEPROM 大小:- RAM 容量:256 x 8 電壓 - 電源 (Vcc/Vdd):4.5 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 8x10b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:68-LCC（J 形引線） 包裝:帶卷 (TR) |
| M37546G4HP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。