- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45035 > M37542F8SP 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PDIP32 PDF資料下載
參數(shù)資料
| 型號(hào)： | M37542F8SP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PDIP32 |
| 封裝： | 8.9 X 28 MM, 1.78 MM PITCH, PLASTIC, SDIP-32 |
| 文件頁(yè)數(shù)： | 99/124頁(yè) |
| 文件大?。?/td> | 1238K |
| 代理商： | M37542F8SP |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)當(dāng)前第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)
7542 Group
Rev.3.03
Jul 11, 2008
Page 74 of 117
REJ03B0006-0303
Fig. 97 Block diagram of built-in flash memory
● Boot Mode
The control program for CPU rewrite mode must be written into
the User ROM or Boot ROM area in parallel I/O mode beforehand.
(If the control program is written into the Boot ROM area, the stan-
dard serial I/O mode becomes unusable.)
See Figure 97 for details about the Boot ROM area.
Normal microcomputer mode is entered when the microcomputer
is reset with pulling CNVSS pin low. In this case, the CPU starts
operating using the control program in the User ROM area.
When the microcomputer is reset and the CNVSS pin high after
pulling the P37(RP) pin low, P32(CE) pin high, P06/SCLK pin low
and P05/TxD2 pin high, the CPU starts operating (start address of
program is stored into addresses FFFC16 and FFFD16) using the
control program in the Boot ROM area. This mode is called the
“Boot mode”. Also, User ROM area can be rewritten using the con-
trol program in the Boot ROM area.
● Block Address
Block addresses refer to the maximum address of each block.
These addresses are used in the block erase command.
Notes 1: The boot ROM area can be rewritten in a parallel I/O mode. (Access to except boot ROM area is disablrd.)
2: To specify a block, use the maximum address in the block.
3: The mask ROM version has the reserved ROM area. Note the difference of the area.
SFR area
Internal RAM area
(1K bytes)
Internal flash memory
area (4K bytes) (Note 3)
Internal flash memory
area (32K bytes) (Note 3)
000016
004016
043F16
0FE016
RAM
800016
0FFF16
FFFF16
700016
User ROM area
700016
780016
800016
E00016
C00016
FFFF16
F00016
FFFF16
32K bytes ROM Product
Data block B :
2K bytes
Boot ROM area
4K bytes
Data block A :
2K bytes
block 2 : 16K bytes
block 1 : 8K bytes
block 0 : 8K bytes
SFR area
Internal RAM area
(1K bytes)
Internal flash memory
area (4K bytes) (Note 3)
Internal flash memory
area (16K bytes) (Note 3)
000016
004016
043F16
0FE016
RAM
C00016
0FFF16
7FFF16
FFFF16
700016
SFR area
700016
780016
7FFF16
E00016
C00016
FFFF16
16K bytes ROM Product
Data block B :
2K bytes
Data block A :
2K bytes
block 1 : 8K bytes
block 0 : 8K bytes
● CPU Rewrite Mode
In CPU rewrite mode, the internal flash memory can be operated
on (read, program, or erase) under control of the Central Process-
ing Unit (CPU).
In CPU rewrite mode, only the User ROM area shown in Figure 97
can be rewritten; the Boot ROM area cannot be rewritten. Make
sure the program and block erase commands are issued for only
the User ROM area and each block area.
The control program for CPU rewrite mode can be stored in either
User ROM or Boot ROM area. In the CPU rewrite mode, because
the flash memory cannot be read from the CPU, the rewrite con-
trol program must be transferred to internal RAM area before it
can be executed.
Outline Performance
CPU rewrite mode is usable in the single-chip or Boot mode. The
only User ROM area can be rewritten.
In CPU rewrite mode, the CPU erases, programs and reads the in-
ternal flash memory as instructed by software commands. This
rewrite control program must be transferred to internal RAM area
before it can be executed.
The MCU enters CPU rewrite mode by setting “1” to the CPU re-
write mode select bit (bit 1 of address 0FE016). Then, software
commands can be accepted.
Use software commands to control program and erase operations.
Whether a program or erase operation has terminated normally or
in error can be verified by reading the status register.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M37542F8FP | 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PDSO36 |
| M37542F8GP | 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PQFP32 |
| M37542F4GP | 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PQFP32 |
| M37542F4FP | 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PDSO36 |
| M37542M4-XXXHP | 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PQCC36 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M37542F8SP#U0 | 制造商:Renesas Electronics Corporation 功能描述:MCU 4.0/5.5V 32K PB-FREE 32-SDIP - Trays |
| M37542M2-XXXFP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M37542M2-XXXGP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M37542M2-XXXHP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M37542M2-XXXSP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。