參數(shù)資料
型號(hào): M37542F8FP
元件分類(lèi): 微控制器/微處理器
英文描述: 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PDSO36
封裝: 8.4 X 15 MM, 0.80 MM PITCH, PLASTIC, SSOP-36
文件頁(yè)數(shù): 74/124頁(yè)
文件大小: 1238K
代理商: M37542F8FP
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)當(dāng)前第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)
7542 Group
Rev.3.03
Jul 11, 2008
Page 51 of 117
REJ03B0006-0303
Bus collision detection (SIO1)
SIO1 can detect a bus collision by setting UART1 bus collision de-
tection interrupt enable bit.
When transmission is started in the clock synchronous or asyn-
chronous (UART) serial I/O mode, the transmit pin TxD1 is
compared with the receive pin RxD1 in synchronization with rising
edge of transmit shift clock. If they do not coincide with each other,
a bus collision detection interrupt request occurs.
When a transmit data collision is detected between LSB and MSB
of transmit data in the clock synchronous serial I/O mode or be-
tween the start bit and stop bit of transmit data in UART mode, a
bus collision detection can be performed by both the internal clock
and the external clock.
A block diagram is shown in Fig. 61.
A timing diagram is shown in Fig. 62.
Note: Bus collision detection can be used when SIO1 is operating
at full-duplex communication. When SIO1 is operating at
half-duplex communication, set bus collision detection inter-
rupt to be disabled.
Fig. 61 Block diagram of bus collision detection interrupt circuit
Fig. 62 Timing diagram of bus collision detection interrupt
D
TxD1
RxD1
Shift clock
UART1 bus collision detection
interrupt valid bit
(Address 000A16, bit 1)
UART1 bus collision detection
interrupt discrimination bit
(Address 000B16, bit 1)
Key-on wakeup/
UART1 bus collision detection
interrupt request bit
(Address 003C16, bit 6)
Key-on wakeup interrupt request
Q
0 : No interrupt request issued
Interrupt source set register
(INTSET: address 000A16, initial value: 0016)
Key-on wakeup interrupt valid bit
b7
b0
0: Interrupt invalid
Interrupt source discrimination register
(INTDIS: address 000B16, initial value: 0016)
Key-on wakeup interrupt discrimination bit
b7
b0
Interrupt request register 1
(IREQ1 : address 003C16, initial value : 0016)
Serial I/O1 receive interrupt request bit
b7
b0
Serial I/O1 receive interrupt enable bit
0 : Interrupts disabled
Interrupt control register 1
(ICON1 : address 003E16, initial value : 0016)
b7
b0
1 : Interrupts enabled
CNTR0 interrupt enable bit
Key-on wake up/UART1 bus collision
INT1 interrupt enable bit
INT0 interrupt enable bit
Serial I/O2 transmit interrupt enable bit
Serial I/O2 receive interrupt enable bit
Serial I/O1 transmit interrupt enable bit
detection interrupt enable bit
1 : Interrupt request issued
CNTR0 interrupt request bit
detection interrupt request bit
Key-on wake up/UART1 bus collision
INT1 interrupt request bit
INT0 interrupt request bit
Serial I/O2 transmit interrupt request bit
Serial I/O2 receive interrupt request bit
Serial I/O1 transmit interrupt request bit
1: Interrupt occurs
0: Interrupt does not occur
Not used (returns “0” when read)
Timer 1 interrupt discrimination bit
A/D conversion interrupt discrimination bit
discrimination bit
UART1 bus collision detection interrupt
1: Interrupt valid
Not used (returns “0” when read)
Timer 1 interrupt valid bit
A/D conversion interrupt valid bit
UART1 bus collision detection
interrupt valid bit
Fig. 60 Bus collision detection circuit related registers
Bus collision detection
interrupt generation
Data collision
Transmit shift clock
Transmit pin TxD1
Receive pin RxD1
相關(guān)PDF資料
PDF描述
M37542F8GP 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PQFP32
M37542F4GP 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PQFP32
M37542F4FP 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PDSO36
M37542M4-XXXHP 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PQCC36
M37542M2-XXXFP 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PDSO36
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M37542F8FP#U0 功能描述:IC 740 MCU FLASH 32K 36SSOP RoHS:是 類(lèi)別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:740/38000 標(biāo)準(zhǔn)包裝:1 系列:87C 核心處理器:MCS 51 芯體尺寸:8-位 速度:16MHz 連通性:SIO 外圍設(shè)備:- 輸入/輸出數(shù):32 程序存儲(chǔ)器容量:8KB(8K x 8) 程序存儲(chǔ)器類(lèi)型:OTP EEPROM 大小:- RAM 容量:256 x 8 電壓 - 電源 (Vcc/Vdd):4 V ~ 6 V 數(shù)據(jù)轉(zhuǎn)換器:- 振蕩器型:外部 工作溫度:0°C ~ 70°C 封裝/外殼:44-DIP 包裝:管件 其它名稱:864285
M37542F8FP#W4 功能描述:IC 740 MCU FLASH 32K 36-SSOP RoHS:是 類(lèi)別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:740/38000 標(biāo)準(zhǔn)包裝:250 系列:80C 核心處理器:8051 芯體尺寸:8-位 速度:16MHz 連通性:EBI/EMI,I²C,UART/USART 外圍設(shè)備:POR,PWM,WDT 輸入/輸出數(shù):40 程序存儲(chǔ)器容量:- 程序存儲(chǔ)器類(lèi)型:ROMless EEPROM 大小:- RAM 容量:256 x 8 電壓 - 電源 (Vcc/Vdd):4.5 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 8x10b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:68-LCC(J 形引線) 包裝:帶卷 (TR)
M37542F8GP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
M37542F8GP#U0 功能描述:MCU 3/5V 32K+4K PB-FREE 32-LQFP RoHS:是 類(lèi)別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:740/38000 標(biāo)準(zhǔn)包裝:250 系列:80C 核心處理器:8051 芯體尺寸:8-位 速度:16MHz 連通性:EBI/EMI,I²C,UART/USART 外圍設(shè)備:POR,PWM,WDT 輸入/輸出數(shù):40 程序存儲(chǔ)器容量:- 程序存儲(chǔ)器類(lèi)型:ROMless EEPROM 大小:- RAM 容量:256 x 8 電壓 - 電源 (Vcc/Vdd):4.5 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 8x10b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:68-LCC(J 形引線) 包裝:帶卷 (TR)
M37542F8GPSP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP MICROCOMPUTER