- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370845 > M37516M6-A48KP (Mitsubishi Electric Corporation) SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER PDF資料下載
參數(shù)資料
| 型號： | M37516M6-A48KP |
| 廠商： | Mitsubishi Electric Corporation |
| 英文描述： | SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| 中文描述： | 單芯片8位CMOS微機 |
| 文件頁數(shù)： | 21/54頁 |
| 文件大?。?/td> | 358K |
| 代理商： | M37516M6-A48KP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁
21/54
M37516M6-XXXHP
GNOK-M37516M6-XXXHP-50
(MSETSU 2)
PA
GE
G
Serial I/O2
The serial I/O2 can be operated only as the clock synchronous
type. As a synchronous clock for serial transfer, either internal clock
or external clock can be selected by the serial I/O2 synchronous
clock selection bit (b6) of serial I/O2 control register 1.
The internal clock incorporates a dedicated divider and permits
selecting 6 types of clock by the internal synchronous clock selec-
tion bit (b2, b1, b0) of serial I/O2 control register 1.
Regarding S
OUT2
and S
CLK2
being output pins, either CMOS output
format or N-channel open-drain output format can be selected by
the P0
1
/S
OUT2
, P0
2
/S
CLK2
P-channel output disable bit (b7) of
serial I/O2 control register 1.
When the internal clock has been selected, a transfer starts by a
write signal to the serial I/O2 register (address 0017
16
). After comple-
tion of data transfer, the level of the S
OUT2
pin goes to high imped-
ance automatically but bit 7 of the serial I/O2 control register 2 is
not set to "1" automatically.
When the external clock has been selected, the contents of the
serial I/O2 register is continuously sifted while transfer clocks are
input. Accordingly, control the clock externally. Note that the S
OUT2
pin does not go to high impedance after completion of data trans-
fer.
To cause the S
OUT2
pin to go to high impedance in the case where
the external clock is selected, set bit 7 of the serial I/O2 control
register 2 to "1" when S
CLK2
is "H" after completion of data transfer.
After the next data transfer is started (the transfer clock falls), bit 7
of the serial I/O2 control register 2 is set to "0" and the S
OUT2
pin is
put into the active state.
Regardless of the internal clock to external clock, the interrupt re-
quest bit is set after the number of bits (1 to 8 bits) selected by the
optional transfer bit is transferred. In case of a fractional number of
bits less than 8 bits as the last data, the received data to be stored
in the serial I/O2 register becomes a fractional number of bits close
to MSB if the transfer direction selection bit of serial I/O2 control
register 1 is LSB first, or a fractional number of bits close to LSB if
the said bit is MSB first. For the remaining bits, the previously re-
ceived data is shifted.
At transmit operation using the clock synchronous serial I/O, the
S
CMP2
signal can be output by comparing the state of the transmit
pin S
OUT2
with the state of the receive pin S
IN2
in synchronization
with a rise of the transfer clock. If the output level of the S
OUT2
pin is
equal to the input level to the S
IN2
pin, "L" is output from the S
CMP2
pin. If not, "H" is output. At this time, an INT
2
interrupt request can
also be generated. Select a valid edge by bit 2 of the interrupt edge
selection register (address 003A
16
).
[Serial I/O2 Control Registers 1, 2] SIO2CON1 / SIO2CON2
The serial I/O2 control registers 1 and 2 are containing various se-
lection bits for serial I/O2 control as shown in Figure 19.
Fig. 19 Structure of Serial I/O2 control registers 1, 2
Serial I/O2 control register 1
(SIO2CON1 : address 0015
16
)
Serial I/O2 control register 2
(SIO2CON2 : address 0016
16
)
b7
b7 b0
Optional transfer bits
b2 b1 b0
0 0 0: 1 bit
0 0 1: 2 bit
0 1 0: 3 bit
0 1 1: 4 bit
1 0 0: 5 bit
1 0 1: 6 bit
1 1 0: 7 bit
1 1 1: 8 bit
Not used ( returns "0" when read)
Serial I/O2 I/O comparison signal control bit
0: P4
3
I/O
1: S
CMP2
output
S
OUT2
pin control bit (P0
1
)
0: Output active
1: Output high-impedance
Internal synchronous clock selection bit
b2 b1 b0
0 0 0: f(X
IN
)/8 (f(X
CIN
)/8 in low-speed mode)
0 0 1: f(X
IN
)/16 (f(X
CIN
)/16 in low-speed mode)
0 1 0: f(X
IN
)/32 (f(X
CIN
)/32 in low-speed mode)
0 1 1: f(X
IN
)/64 (f(X
CIN
)/64 in low-speed mode)
1 1 0: f(X
IN
)/128 f(X
CIN
)/128 in low-speed mode)
1 1 1: f(X
IN
)/256 (f(X
CIN
)/256 in low-speed mode)
Serial I/O2 port selection bit
0: I/O port
1: S
OUT2
,S
CLK2
output pin
S
RDY2
output enable bit
0: P0
3
pin is normal I/O pin
1: P0
3
pin is S
RDY2
output pin
Transfer direction selection bit
0: LSB first
1: MSB first
Serial I/O2 synchronous clock selection bit
0: External clock
1: Internal clock
P0
1
/S
OUT2 ,
P0
2
/S
CLK2
P-channel output disable bit
0: CMOS output (in output mode)
1: N-channel open-drain output (in output mode )
b0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M37516M6-A70HP | SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M37516M6-A71HP | SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M37516M6 | SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M37516RSS | SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M37516M6-A05 | SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M37516M6-A70HP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M37516M6-A71HP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M37516M6H-XXXKP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M37516M6-XXXHP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M37516M6-XXXKP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
發(fā)布緊急采購，3分鐘左右您將得到回復。