參數(shù)資料
型號: M37225MA-XXXSP
元件分類: 微控制器/微處理器
英文描述: 8-BIT, MROM, 8.1 MHz, MICROCONTROLLER, PDIP42
封裝: 0.600 INCH, 1.78 MM PITCH, PLASTIC, SDIP-42
文件頁數(shù): 60/126頁
文件大?。?/td> 1486K
代理商: M37225MA-XXXSP
39
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER
with ON-SCREEN DISPLAY CONTROLLER
M37225M6/M8/MA/MC–XXXSP
M37225ECSP
MITSUBISHI MICROCOMPUTERS
Rev. 1.0
8.6.6 START Condition Generation Method
When the ESO bit of the I2C control register (address 00DA16) is “1,”
execute a write instruction to the I2C status register (address 00D916)
to set the MST, TRX and BB bits to “1.” A START condition will then
be generated. After that, the bit counter becomes “0002” and an SCL
for 1 byte is output. The START condition generation timing and BB
bit set timing are different in the standard clock mode and the high-
speed clock mode. Refer to Figure 8.6.9 for the START condition
generation timing diagram, and Table 8.6.2 for the START condition/
STOP condition generation timing table.
Fig. 8.6.9 START Condition Generation Timing Diagram
I2C status register
write signal
Set time for
BB flag
Hold time
Setup
time
SCL
SDA
BB flag
Setup
time
8.6.7 STOP Condition Generation Method
When the ESO bit of the I2C control register (address 00DA16) is “1,”
execute a write instruction to the I2C status register (address 00D916)
for setting the MST bit and the TRX bit to “1” and the BB bit to “0”. A
STOP condition will then be generated. The STOP condition genera-
tion timing and the BB flag reset timing are different in the standard
clock mode and the high-speed clock mode. Refer to Figure 8.6.10
for the STOP condition generation timing diagram, and Table 8.6.2
for the START condition/STOP condition generation timing table.
Fig. 8.6.10 STOP Condition Generation Timing Diagram
Table 8.6.2 START Condition/STOP Condition Generation Tim-
ing Table
Item
Setup time
(START condition)
Setup time
(STOP condition)
Hold time
Set/reset time
for BB flag
Standard Clock Mode
5.0
s (20 cycles)
4.25
s (17 cycles)
5.0
s (20 cycles)
3.0
s (12 cycles)
High-speed Clock Mode
2.5
s (10 cycles)
1.75
s (7 cycles)
2.5
s (10 cycles)
1.5
s (6 cycles)
Note: Absolute time at
φ = 4 MHz. The value in parentheses denotes the
number of
φ cycles.
I2C status register
write signal
Reset time for
BB flag
Hold time
Setup
time
SCL
SDA
BB flag
相關(guān)PDF資料
PDF描述
M37225MC-XXXSP 8-BIT, MROM, 8.1 MHz, MICROCONTROLLER, PDIP42
M37225ECSP 8-BIT, OTPROM, 8.1 MHz, MICROCONTROLLER, PDIP42
M37250M6-XXXSP 8-BIT, MROM, 4 MHz, MICROCONTROLLER, PDIP64
M37260E6FP 8-BIT, OTPROM, 8 MHz, MICROCONTROLLER, PQFP64
M37260M6-XXXFP 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PQFP64
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M372429100 制造商:ITW Switches 功能描述:IN-RUSH
M372429200 制造商:ITW Switches 功能描述:IN-RUSH
M372499100 制造商:ITW Switches 功能描述:IN-RUSH
M372499200 制造商:ITW Switches 功能描述:HIGH IN-RUSH MINI ROCKER
M372-499-2R1 制造商:ITW Switches 功能描述:HIGH IN-RUSH MINI ROCKER