- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄359055 > M35080MN (意法半導(dǎo)體) 8 Kbit Serial SPI Bus EEPROM With Incremental Registers PDF資料下載
參數(shù)資料
| 型號(hào)： | M35080MN |
| 廠商： | 意法半導(dǎo)體 |
| 元件分類(lèi)： | EEPROM |
| 英文描述： | 8 Kbit Serial SPI Bus EEPROM With Incremental Registers |
| 中文描述： | 8千位串行SPI總線的EEPROM與增量寄存器 |
| 文件頁(yè)數(shù)： | 4/18頁(yè) |
| 文件大小： | 139K |
| 代理商： | M35080MN |
第1頁(yè)第2頁(yè)第3頁(yè)當(dāng)前第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)
M35080
4/18
OPERATIONS
All instructions, addresses and data are shifted se-
rially in and out of the chip (along the bus, as
shown in Figure 4). The most significant bit is pre-
sented first, with the data input (D) sampled on the
first rising edge of the clock (C) after the chip se-
lect (S) goes low (as shown in Figure 5, Figure 9,
and Figure 12).
Every instruction, as summarized in Table 5, starts
with a single-byte code. If an invalid instruction is
sent (one not contained in Table 5), the chip auto-
matically deselects itself.
The instruction code is entered via the data input
(D), and latched on the rising edge of the clock in-
put (C). To enter an instruction code, the device
must have been previously selected (S held low).
Protection of the First 32 Bytes
The first 32-byte page is organized as 16 words
(two bytes each). The initial content of each word
on this page is 0000h. When writing to byte-pair, a
logic comparator verifies that the new two-byte
value is larger than the value currently stored. If
the new value is smaller than the current one, no
operation is performed. It is impossible to write a
value lower than the previous one, irrespective of
the state of W pin and status register, as indicated
in Table 6.
Write Enable (WREN) and Write Disable (WRDI)
The write enable latch, inside the memory device,
must be set prior to each WRITE and WRSR oper-
ation. The WREN instruction (write enable) sets
this latch, and the WRDI instruction (write disable)
resets it.
Figure 4. EEPROM and SPI Bus
AI02148C
M35xxx
D
Q
C
C
Q
D
S
M35xxx
C
Q
D
S
M35xxx
C
Q
D
S
CS3
CS2
CS1
SPI Interface with
(CPOL, CPHA) =
('0', '0') or ('1', '1')
Master
(ST6, ST7, ST9,
ST10, Others)
Table 5. Instruction Set
Instruction
Description
Instruction Format
WREN
Set Write Enable Latch
0000 0110
WRDI
Reset Write Enable Latch
0000 0100
RDSR
Read Status Register
0000 0101
WRSR
Write Status Register
0000 0001
READ
Read Data from Memory Array
0000 0011
WRITE
Write Data to Memory Array
0000 0010
WRINC
Write Data to Secure Array
0000 0111
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M35080 | 8 Kbit Serial SPI Bus EEPROM With Incremental Registers |
| M35080BN | 8 Kbit Serial SPI Bus EEPROM With Incremental Registers |
| M35080-MN6T | 8 Kbit Serial SPI Bus EEPROM With Incremental Registers |
| M35080-MN3T | 8 Kbit Serial SPI Bus EEPROM With Incremental Registers |
| M35080-BN6T | 8 Kbit Serial SPI Bus EEPROM With Incremental Registers |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M35080-MN3T | 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:8 Kbit Serial SPI Bus EEPROM With Incremental Registers |
| M35080-MN6T | 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:8 Kbit Serial SPI Bus EEPROM With Incremental Registers |
| M350X30MMN70 | 制造商:n/a 功能描述:Ships in 2 days |
| M3-51 | 制造商:Southco 功能描述: |
| M35101 | 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:Memory Micromodules General Information for D1, D2 and C Packaging |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。