- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359055 > M34F04-WMN6T (意法半導(dǎo)體) 4Kbit Serial I2C Bus EEPROM With Hardware Write Control on Top Half of Memory PDF資料下載
參數(shù)資料
| 型號(hào)： | M34F04-WMN6T |
| 廠商： | 意法半導(dǎo)體 |
| 元件分類： | DRAM |
| 英文描述： | 4Kbit Serial I2C Bus EEPROM With Hardware Write Control on Top Half of Memory |
| 中文描述： | 4Kbit串行I2C總線的EEPROM，帶有硬件寫控制記憶的上半部分 |
| 文件頁數(shù)： | 5/20頁 |
| 文件大?。?/td> | 262K |
| 代理商： | M34F04-WMN6T |
5/20
M34F04
SIGNAL DESCRIPTION
Serial Clock (SCL).
This input signal is used to
strobe all data in and out of the device. In applica-
tions where this signal is used by slave devices to
synchronize the bus to a slower clock, the bus
master must have an open drain output, and a
pull-up resistor can be connected from Serial
Clock (SCL) to V
CC
. (Figure 4 indicates how the
value of the pull-up resistor can be calculated). In
most applications, though, this method of synchro-
nization is not employed, and so the pull-up resis-
tor is not necessary, provided that the bus master
has a push-pull (rather than open drain) output.
Serial Data (SDA).
This bi-directional signal is
used to transfer data in or out of the device. It is an
open drain output that may be wire-OR’ed with
other open drain or open collector signals on the
bus. A pull up resistor must be connected from Se-
rial Data (SDA) to V
CC
. (Figure 4 indicates how the
value of the pull-up resistor can be calculated).
Chip Enable (E1, E2).
These input signals are
used to set the value that is to be looked for on the
three least significant bits (b3, b2) of the 7-bit De-
vice Select Code. These inputs must be tied to
V
CC
or V
SS
, to establish the Device Select Code.
Write Control (WC).
This input signal is useful
for protecting half of the memory from inadvertent
write operations. Write operations are disabled to
the upper half (1FFh to 100h) of the memory array
when Write Control (WC) is driven High. When un-
connected, the signal is internally read as V
IL
, and
Write operations are allowed.
When attempting to write in the upper half of the
memory, while Write Control (WC) is being driven
High, Device Select and Address bytes are ac-
knowledged, Data bytes are not acknowledged.
Figure 4. Maximum R
L
Value versus Bus Capacitance (C
BUS
) for an I
2
C Bus
AI01665
VCC
CBUS
SDA
RL
MASTER
RL
SCL
CBUS
100
0
4
8
12
16
20
CBUS (pF)
M
)
10
1000
fc = 400kHz
fc = 100kHz
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M34F04-WMN6TG | 4Kbit Serial I2C Bus EEPROM With Hardware Write Control on Top Half of Memory |
| M34F04-WMN6TP | 4Kbit Serial I2C Bus EEPROM With Hardware Write Control on Top Half of Memory |
| M35080MN | 8 Kbit Serial SPI Bus EEPROM With Incremental Registers |
| M35080 | 8 Kbit Serial SPI Bus EEPROM With Incremental Registers |
| M35080BN | 8 Kbit Serial SPI Bus EEPROM With Incremental Registers |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M34F04-WMN6TG | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:4Kbit Serial I2C Bus EEPROM With Hardware Write Control on Top Half of Memory |
| M34F04-WMN6TP | 功能描述:電可擦除可編程只讀存儲(chǔ)器 4Kbit Serial EE RoHS:否 制造商:Atmel 存儲(chǔ)容量:2 Kbit 組織:256 B x 8 數(shù)據(jù)保留:100 yr 最大時(shí)鐘頻率:1000 KHz 最大工作電流:6 uA 工作電源電壓:1.7 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-8 |
| M34JBL69X | 制造商:Panasonic Industrial Company 功能描述:CRT |
| M34KZM40XX11 | 制造商:Distributed By MCM 功能描述:14 inch CRT Monitor - Ceronix |
| M34P75C4F1 | 功能描述:汽車連接器 Pin Contact MX34 RoHS:否 制造商:Amphenol SINE Systems 產(chǎn)品:Contacts 系列:ATP 位置數(shù)量: 型式:Female 安裝風(fēng)格: 端接類型: 觸點(diǎn)電鍍:Nickel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。