參數(shù)資料
型號: M34584MD-XXXFP
元件分類: 微控制器/微處理器
英文描述: 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PDSO42
封裝: 0.450 INCH, 0.80 MM PITCH, PLASTIC, SSOP-42
文件頁數(shù): 127/159頁
文件大?。?/td> 1166K
代理商: M34584MD-XXXFP
Rev.3.00
2004.08.06
page 5 of 155
REJ03B0010-0300Z
4584 Group
PRELIMINARY
Notice: This is not a final specification.
Some parametric limits are subject to change.
PIN DESCRIPTION
Name
Power supply
Ground
CNVSS
Voltage drop
detection circuit
enable
Reset input/output
Main clock input
Pin
VDD
VSS
CNVSS
VDCE
RESET
XIN
Input/Output
Input
I/O
Input
Function
Connected to a plus power supply.
Connected to a 0 V power supply.
Connect CNVSS to VSS and apply “L” (0V) to CNVSS certainly.
This pin is used to operate/stop the voltage drop detection circuit. When “H“ level is
input to this pin, the circuit starts operating. When “L“ level is input to this pin, the
circuit stops operating.
An N-channel open-drain I/O pin for a system reset. When the SRST instruction,
watchdog timer, the built-in power-on reset or the voltage drop detection circuit
causes the system to be reset, the RESET pin outputs “L” level.
I/O pins of the main clock generating circuit. When using a ceramic resonator, connect
it between pins XIN and XOUT. When using a 32 kHz quartz-crystal oscillator, connect it
between pins XIN and XOUT. A feedback resistor is built-in between them. When using
the RC oscillation, connect a resistor and a capacitor to XIN, and leave XOUT pin open.
XOUT
Main clock output
Output
D0–D6
P00–P03
P10–P13
P20–P23
P30–P33
P40–P43
P50–P53
P60–P63
C
CNTR0,
CNTR1
INT0, INT1
AIN0, AIN1
I/O port D
Input is examined by
skip decision.
I/O port P0
I/O port P1
I/O port P2
I/O port P3
I/O port P4
I/O port P5
I/O port P6
Output port C
Timer input/output
Interrupt input
Analog input
I/O
Output
I/O
Input
Each pin of port D has an independent 1-bit wide I/O function. The output structure
can be switched to N-channel open-drain or CMOS by software. For input use, set
the latch of the specified bit to “1” and select the N-channel open-drain. Port D6 is
also used as CNTR0 pin.
Port P0 serves as a 4-bit I/O port. The output structure can be switched to N-channel
open-drain or CMOS by software. For input use, set the latch of the specified bit to
“1” and select the N-channel open-drain. Port P0 has a key-on wakeup function and
a pull-up function. Both functions can be switched by software.
Port P1 serves as a 4-bit I/O port. The output structure can be switched to N-channel
open-drain or CMOS by software. For input use, set the latch of the specified bit to
“1” and select the N-channel open-drain. Port P1 has a key-on wakeup function and
a pull-up function. Both functions can be switched by software.
Port P2 serves as a 3-bit I/O port. The output structure is N-channel open-drain. For
input use, set the latch of the specified bit to “1”.
Port P3 serves as a 4-bit I/O port. The output structure is N-channel open-drain. For
input use, set the latch of the specified bit to “1”.
Ports P30 and P31 are also used as INT0 pin and INT1 pin, respectively.
Port P4 serves as a 4-bit I/O port. The output structure can be switched to N-channel
open-drain. For input use, set the latch of the specified bit to “1”.
Port P5 serves as a 4-bit I/O port. The output structure can be switched to N-channel
open-drain or CMOS by software. For input use, set the latch of the specified bit to
“1” and select the N-channel open-drain.
Port P6 serves as a 4-bit I/O port. The output structure can be switched to N-channel
open-drain. For input use, set the latch of the specified bit to “1”. Ports P60, P61 are
also used as AIN0, AIN1, respectively.
Port C serves as a 1-bit port. The output structure is CMOS. For input use, set the
latch of the specified bit to “1”. Port C is also used as CNTR1.
CNTR0 pin has the function to input the clock for the timer 1 event counter, and to
output the timer 1 or timer 2 underflow signal divided by 2.
CNTR1 pin has the function to input the clock for the timer 3 event counter, and to
output the PWM signal generated by timer 4.CNTR0 pin and CNTR1 pin are also
used as Ports D6 and C, respectively.
INT0 pin and INT1 pin accept external interrupts. They have the key-on wakeup func-
tion which can be switched by software. INT0 pin and INT1 pin are also used as
Ports P30 and P31, respectively.
A/D converter analog input pins. AIN0 pin and AIN1 pin are also used as Ports P60 and
P61, respectively.
相關(guān)PDF資料
PDF描述
M35017-001FP 24 X 10 CHARACTERS CRT CHAR DSPL CTLR, PDSO20
M35040-001FP 24 X 10 CHARACTERS CRT CHAR DSPL CTLR, PDSO20
M35043-001SP 24 X 12 CHARACTERS CRT CHAR DSPL CTLR, PDIP20
M35043-001FP 24 X 12 CHARACTERS CRT CHAR DSPL CTLR, PDSO20
M35045-XXXSP 24 X 12 CHARACTERS CRT CHAR DSPL CTLR, PDIP20
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M3459 功能描述:電纜固定件和配件 RLTCG 3/8 NPT GRAY NO NUT RoHS:否 制造商:Heyco 類型:Cable Grips, Liquid Tight 材料:Nylon 顏色:Black 安裝方法:Cable 最大光束直徑:11.4 mm 抗拉強(qiáng)度:
M3460 功能描述:電纜固定件和配件 RLTCG 3/4 NPT BLACK NO NUT RoHS:否 制造商:Heyco 類型:Cable Grips, Liquid Tight 材料:Nylon 顏色:Black 安裝方法:Cable 最大光束直徑:11.4 mm 抗拉強(qiáng)度:
M3460-3R9-083 制造商:Bonitron 功能描述:REGULATOR FOR VFDS
M3460B-E130-R2-DDM-P3 制造商:Bonitron 功能描述:UNDERVOLTAGE RIDE-THRU PRODUCT
M3460D-2L-60 制造商:Bonitron 功能描述:UNDERVOLTAGE RIDE-THRU PRODUCT