3
MITSUBISHI MICROCOMPUTERS
4570 Group
SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER
PERFORMANCE OVERVIEW
Function
99
1.5
s (f(XIN) = 2.0 MHz:system clock = f(XIN): VDD = 5.0 V)
2.86
s (f(XIN) = 4.2 MHz:system clock = f(XIN)/4: VDD = 5.0 V)
4096 words ! 10 bits
8192 words ! 10 bits
16384 words ! 10 bits
8192 words ! 10 bits
16384 words ! 10 bits
128 words ! 4 bits
Ten independent output ports; port D9 is also used as the TOUT output pin.
4-bit I/O port; every pin of the ports has a key-on wakeup function and a pull-up function.
2-bit input port, port P21 is also used as INT input pin.
4-bit I/O port
4-bit input port; both pull-up function and key-on wakeup function can be switched by software.
1-bit output port (CMOS output)
1-bit output pin; TOUT output pin is also used as port D9.
1-bit input pin with a key-on wakeup function. INT input pin is also used as port P21.
10-bit timer with a reload register and carrier wave output auto-control function
8-bit timer with a reload register
8-bit timer with two reload registers and carrier wave generation function
4 (one for external and three for timer)
1 level
8 levels (however, only 7 levels can be used when an interrupt is used or the TABP p instruction
is executed)
CMOS silicon gate
36-pin plastic molded SSOP
–20
°C to 70 °C
2.0 V to 5.5 V for mask ROM version (2.5 V to 5.5 V for One Time PROM version)
1.3 mA (f(XIN) = 4.2 MHz: system clock = f(XIN)/4, VDD=5.0 V)
0.5 mA (f(XIN) = 1.0 MHz: system clock = f(XIN), VDD=3.0 V)
0.1
A (Ta=25 °C, VDD=5V, typical value)
Parameter
Number of basic instructions
Minimum instruction execution time
Memory sizes
Input/Output
ports
Timers
Interrupt
Subroutine nesting
Device structure
Package
Operating temperature range
Supply voltage
Power
dissipation
(typical value)
ROM
RAM
D0–D9
P00–P03
P10–P13
P20, P21
P30–P33
P40–P43
CARR
TOUT
INT
Timer 1
Timer 2
Timer 3
Sources
Nesting
at active
at RAM back-up
M34570M4
M34570M8
M34570MD
M34570E8
M34570ED
Output
I/O
Input
I/O
Input
Output
Input
DEFINITION OF CLOCK AND CYCLE
q System clock
The system clock is the basic clock for controlling this product.
The system clock can be selected by bit 3 of the clock control
register MR as shown in the table below.
Table Selection of system clock
q Instruction clock
The instruction clock is the standard clock for controlling CPU.
The instruction clock is a signal derived from dividing the
system clock by 3. The one cycle of the instruction clock is
equivalent to the one machine cycle.
q Machine cycle
The machine cycle is the standard cycle required to execute
the instruction.
System clock
f(XIN)
f(XIN)/4
MR3
0
1
Note: f(XIN)/4 is selected immediately after system is released
from reset.