- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69010 > M34509G4-XXXFP 4-BIT, OTPROM, 6 MHz, MICROCONTROLLER, PDSO24 PDF資料下載
參數(shù)資料
| 型號： | M34509G4-XXXFP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 4-BIT, OTPROM, 6 MHz, MICROCONTROLLER, PDSO24 |
| 封裝： | 5.30 X 10.10 MM, 0.80 MM PITCH, PLASTIC, SSOP-24 |
| 文件頁數(shù)： | 95/145頁 |
| 文件大小： | 1060K |
| 代理商： | M34509G4-XXXFP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁當前第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁
4509 Group
Rev.1.03
2009.07.27
page 51 of 140
REJ03B0147-0103
RAM BACK-UP MODE
The 4509 Group has the RAM back-up mode.
When the POF instruction is executed continuously after the EPOF
instruction, system enters the RAM back-up state.
The POF instruction is equal to the NOP instruction when the EPOF
instruction is not executed before the POF instruction.
As oscillation stops retaining RAM, the function of reset circuit and
states at RAM back-up mode, current dissipation can be reduced
without losing the contents of RAM.
Table 19 shows the function and states retained at RAM back-up.
Figure 46 shows the state transition.
(1) Identification of the start condition
Warm start (return from the RAM back-up state) or cold start (return
from the normal reset state) can be identified by examining the state
of the power down flag (P) with the SNZP instruction.
(2) Warm start condition
When the external wakeup signal is input after the system enters the
RAM back-up state by executing the EPOF instruction and POF in-
struction continuously, the CPU starts executing the program from
address 0 in page 0. In this case, the P flag is “1.”
(3) Cold start condition
The CPU starts executing the program from address 0 in page 0
when;
“L” level is applied to RESET pin,
system reset (SRST) is performed,
reset by watchdog timer is performed,
reset by the built-in power-on reset circuit is performed (only for H
version), or
reset by the voltage drop detection circuit is performed (only for H
version).
In this case, the P flag is “0.”
Table 19 Functions and states retained at RAM back-up
Function
Program counter (PC), registers A, B,
carry flag (CY), stack pointer (SP) (Note 2)
Contents of RAM
Interrupt control registers V1, V2
Interrupt control register I1
Selected oscillation circuit (execution of CRCK)
Clock control register MR
Clock control register RG
Timer 1, Timer 2 function
Watchdog timer function
Timer control register PA
Timer control registers W1, W2
Timer control registers W5, W6
Serial interface function
Serial interface control register J1
A/D conversion function
A/D control register Q1
Voltage drop detection circuit
Port level
Key-on wakeup control registers K0 to K2, L1
Pull-up control registers PU0 to PU2
Port output structure control registers FR0 to FR3, C1
External interrupt request flag (EXF0)
Timer interrupt request flags (T1F, T2F)
A/D conversion completion flag (ADF)
Serial interface transmit/receive completion flag
(SIOF)
Interrupt enable flag (INTE)
Watchdog timer flags (WDF1, WDF2)
Watchdog timer enable flag (WEF)
RAM back-up
O
O
(Note 3)
(Note 4)
O
O
O
(Note 5)
O
(Note 3)
(Note 4)
Notes 1:“O” represents that the function can be retained, and “” represents
that the function is initialized.
Registers and flags other than the above are undefined at RAM
back-up, and set an initial value after returning.
2: The stack pointer (SP) points the level of the stack register and is
initialized to “7” at RAM back-up.
3: The state of the timer is undefined.
4: Initialize the watchdog timer flag WDF1 with the WRST instruction,
and then set the system to be in the RAM back-up mode.
5: The voltage drop detection circuit is equipped with only H version.
In the RAM back-up mode, when the SVDE instruction is not ex-
ecuted, the voltage drop detection circuit is invalid, and when the
SVDE instruction is executed, the voltage drop detection circuit is
valid.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M34509G4H-XXXFP | 4-BIT, OTPROM, 6 MHz, MICROCONTROLLER, PDSO24 |
| M34510M4A-XXXSP | 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PDIP32 |
| M34510M2A-XXXFP | 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PDSO36 |
| M34510E8-XXXFP | 4-BIT, OTPROM, 6 MHz, MICROCONTROLLER, PDSO36 |
| M34513M6-XXXFP | 4-BIT, MROM, 4.2 MHz, MICROCONTROLLER, PQFP32 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M34509T2-CPE | 功能描述:DEV TOOL COMPACT EMULATOR: 4508/ RoHS:否 類別:編程器，開發(fā)系統(tǒng) >> 內(nèi)電路編程器、仿真器以及調(diào)試器 系列:- 產(chǎn)品變化通告:Development Systems Discontinuation 19/Jul/2010 標準包裝:1 系列:* 類型:* 適用于相關(guān)產(chǎn)品:* 所含物品:* |
| M34512M2 | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER |
| M34512M2-XXXFP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER |
| M34512M4 | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER |
| M34512M4-XXXFP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER |
發(fā)布緊急采購，3分鐘左右您將得到回復。