Page 87
8
4
f
o
6
0
2
,
1
3
.
n
a
J
1
3
.
1
.
v
e
R
1
3
1
0
-
4
3
0
B
9
0
J
E
R
8. Clock Generation Circuit
)
T
3
8
/
C
2
3
M
,
3
8
/
C
2
3
M
(
p
u
o
r
G
3
8
/
C
2
3
M
Main
clock
oscillation
Sub
clock
stop
On-chip
oscillator
clock
stop
PLL
clock
stop
CPU
clock:
f(X
IN
)/8
CM07=0
MCD=08
16
CM21=0
CM05=0
CM04=0
PLC07=0
PLC1
1=0
CM17=0
MCD=XX
16
(Note
1)
Main
clock
oscillation
Sub
clock
oscillation
On-chip
oscillator
clock
stop
PLL
clock
stop
CPU
clock:
f(X
IN
)
CM07=0
MCD=12
16
CM21=0
CM05=0
CM04=1
PLC07=0
PLC1
1=0
CM17=0
CPU
clock:
f(X
IN
)/n
(n=2,3,4,6,8,10,12,14,16)
CM07=0
MCD=XX
16
CM21=0
CM05=0
CM04=1
PLC07=0
PLC1
1=0
CM17=0
CM04=1
(Note
1)
Main
clock
oscillation
Sub
clock
stop
On-chip
oscillator
clock
oscillation
PLL
clock
stop
CPU
clock:
On-chip
oscillator
clock/
n
(n=1,2,3,4,6,8,10,12,14,16)
CM07=0
MCD=XX
16
CM21=1
CM05=0
CM04=0
PLC07=0
PLC1
1=0
CM17=0
:
Arrow
shows
mode
can
be
changed.
Do
not
change
mode
to
another
mode
when
no
arrow
is
shown.
MCD=XX
16
:Desired
division
must
be
set
in
the
MCD
register
.
NOTES:
1.
Switch
clock
after
main
clock
oscillation
is
full
y
stabilized.
2.
Switch
clock
after
sub
clock
oscillation
is
full
y
stabilized.
3.
The
MCD
register
is
set
to
"08
16
"(divide-by-8
mode)
automatically
.
4.
When
the
CM20
bit
is
set
to
"1"
(
oscillation
stop
detect
function
enabled
),
the
microcomputer
detects
a
main
clock
oscillation
stop.
If
the
microcomputer
then
enters
on-chip
oscillator
lo
w
power
consumption
mode,
the
CM05
bit
is
set
to
"1"
(main
clock
stopped).
See
Figure
1.8.10
about
the
follow-up
handling.
CM21=1
(Note
1)
CM21=0
CM05=1
CM05=0
High-speed
mode
CM04=0
CM04=1
On-chip
oscillator
mode
CM21=1
(Note
1)
CM21=0
CM04=0
CM04=1
CM04=0
CM04=1
Main
clock
stop
is
detected
when
CM20=1
(Note
4,
5)
Low-speed
mode
CM07=0
(Note
1)
CM07=1
(Note
2)
PLC07=0
PLC07=1
Low-speed
mode
CM21=1
(Note
1)
CM21=0
Low
power
consumption
mode
Low
power
consumption
mode
CM05=1
CM05=0
CM05=1
CM05=0
CM07=0
CM07=1
(Note
2)
(Note
3)
(Note
3)
After
reset,
middle-speed
mode
(
divide-by-8)
(Note
5)
Main
clock
stop
is
detected
when
CM20=1
Middle-speed
mode
Main
clock
oscillation
Sub
clock
stop
On-chip
oscillator
clock
stop
PLL
clock
stop
CPU
clock:
f(X
IN
)
CM07=0
MCD=12
16
CM21=0
CM05=0
CM04=0
PLC07=0
PLC1
1=0
CM17=0
CPU
clock:
f(X
IN
)/n
(n=2,3,4,6,8,10,12,14,16)
CM07=0
MCD=XX
16
CM21=0
CM05=0
CM04=0
PLC07=0
PLC1
1=0
CM17=0
High-speed
mode
Middle-speed
mode
Main
clock
stop
Sub
clock
stop
On-chip
oscillator
clock
oscillation
PLL
clock
stop
CPU
clock:
On-chip
oscillator
clock/n
(n=1,2,3,4,6,8,10,12,14,16)
CM07=0
MCD=XX
16
CM21=1
CM05=1
CM04=0
PLC07=0
PLC1
1=0
CM17=0
On-chip
oscillator
lo
w
power
consumption
mode
CM05=1
CM05=0
Main
clock
oscillation
Sub
clock
oscillation
On-chip
oscillator
clock
oscillation
PLL
clock
stop
CPU
clock:
On-chip
oscillator
clock/n
(n=1,2,3,4,6,8,10,12,14,16)
CM07=0
MCD=XX
16
CM21=1
CM05=0
CM04=1
PLC07=0
PLC1
1=0
CM17=0
On-chip
oscillator
mode
Main
clock
stop
Sub
clock
oscillation
On-chip
oscillator
clock
oscillation
PLL
clock
stop
CPU
clock:
On-chip
oscillator
clock/n
(n=1,2,3,4,6,8,10,12,14,16)
CM07=0
MCD=XX
16
CM21=1
CM05=1
CM04=1
PLC07=0
PLC1
1=0
CM17=0
Main
clock
oscillation
Sub
clock
oscillation
On-chip
oscillator
clock
stop
PLL
clock
stop
CPU
clock:
f(X
CIN
)
CM07=1
CM21=0
CM05=0
CM04=1
PLC07=0
PLC1
1=0
CM17=0
Main
clock
oscillation
Sub
clock
oscillation
On-chip
oscillator
clock
oscillation
PLL
clock
stop
CPU
clock:
f(X
CIN
)
CM07=1
CM21=1
CM05=0
CM04=1
PLC07=0
PLC1
1=0
CM17=0
Main
clock
stop
Sub
clock
oscillation
On-chip
oscillator
clock
oscillation
PLL
clock
stop
CPU
clock:
f(X
CIN
)
CM07=1
MCD=08
16
CM21=1
CM05=1
CM04=1
PLC07=0
PLC1
1=0
CM17=0
Main
clock
stop
Sub
clock
oscillation
On-chip
oscillator
clock
stop
PLL
clock
stop
CPU
clock:
f(X
CIN
)
CM07=1
MCD=08
16
CM21=0
CM05=1
CM04=1
PLC07=0
PLC1
1=0
CM17=0
Main
clock
oscillation
Sub
clock
oscillation
On-chip
oscillator
clock
stop
PLL
clock
oscillation
CPU
clock:
f(X
IN
)
CM07=0
MCD=12
16
CM21=0
CM05=0
CM04=1
PLC07=1
PLC1
1=0
CM17=0
CPU
clock:
f(X
IN
)/n
(n=2,3,4,6,8,10,12,14,16)
CM07=0
MCD=XX
16
CM21=0
CM05=0
CM04=1
PLC07=1
PLC1
1=0
CM17=0
High-speed
mode
Middle-speed
mode
Main
clock
oscillation
Sub
clock
oscillation
On-chip
oscillator
clock
stop
PLL
clock
oscillation
CPU
clock:
f(X
PLL
)
CM07=0
MCD=12
16
CM21=0
CM05=0
CM04=1
PLC07=1
PLC1
1=1
CM17=1
CPU
clock:
f(X
PLL
)/n
(n=2,3,4,6,8,10,12,14,16)
CM07=0
MCD=XX
16
CM21=0
CM05=0
CM04=1
PLC07=1
PLC1
1=1
CM17=1
High-speed
mode
Middle-speed
mode
PLC1
1=0
CM17=0
PLC1
1=1
CM17=1
(Note
6)
PLC07=0
PLC07=1
Main
clock
oscillation
Sub
clock
stop
On-chip
oscillator
clock
stop
PLL
clock
oscillation
CPU
clock:
f(X
PLL
)
CM07=0
MCD=12
16
CM21=0
CM05=0
CM04=0
PLC07=1
PLC1
1=1
CM17=1
CPU
clock:
f(X
PLL
)/n
(n=2,3,4,6,8,10,12,14,16)
CM07=0
MCD=XX
16
CM21=0
CM05=0
CM04=0
PLC07=1
PLC1
1=1
CM17=1
High-speed
mode
Middle-speed
mode
Main
clock
oscillation
Sub
clock
stop
On-chip
oscillator
clock
stop
PLL
clock
oscillation
CPU
clock:
f(X
IN
)
CM07=0
MCD=12
16
CM21=0
CM05=0
CM04=0
PLC07=1
PLC1
1=0
CM17=0
CPU
clock:
f(X
IN
)/n
(n=2,3,4,6,8,10,12,14,16)
CM07=0
MCD=XX
16
CM21=0
CM05=0
CM04=0
PLC07=1
PLC1
1=0
CM17=0
High-speed
mode
Middle-speed
mode
PLC1
1=0
CM17=0
(Note
6)
PLC1
1=1
CM17=1
On-chip
oscillator
lo
w
power
consumption
mode
5.
The
CM05
bit
is
not
s
et
to
"1"
when
the
microcomputer
detects
a
main
clock
oscillation
stop
throu
gh
the
oscillation
stop
detect
circuit
.
6.
T
o
select
the
PLL
clock,
set
the
PLC07
bit
to
"1"
(PLL
on)
after
the
PLC1
1
bit
is
set
to
"1"
(division
enabled).
T
o
select
the
main
clock,
set
the
PLC1
1
bit
to
"0"
(division
disabled)
after
the
PLC07
bit
is
set
to
"0"
(PLL
of
f).
Switch
the
PLL
clock
after
a
PLL
clock
oscillation
is
full
y
stabilized.
Figure 8.15 Status Transition