- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄67760 > M30826MH-XXXFP 32-BIT, MROM, 30 MHz, MICROCONTROLLER, PQFP100 PDF資料下載
參數(shù)資料
| 型號： | M30826MH-XXXFP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 32-BIT, MROM, 30 MHz, MICROCONTROLLER, PQFP100 |
| 封裝： | 14 X 20 MM, 0.65 MM PITCH, PLASTIC, QFP-100 |
| 文件頁數(shù)： | 31/48頁 |
| 文件大小： | 847K |
| 代理商： | M30826MH-XXXFP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁當(dāng)前第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
1.5 MULTIPLE ADC SYNCHRONIZATION
The ADC08D1520 has the capability to precisely reset its
sampling clock input to DCLK output relationship as deter-
mined by the user-supplied DCLK_RST pulse. This allows
multiple ADCs in a system to have their DCLK (and data) out-
puts transition at the same time with respect to the shared
CLK input that they all the ADCs use for sampling.
The DCLK_RST signal must observe some timing require-
ments that are shown in Figure 7, Figure 8 and Figure 9 of the
Timing Diagrams. The DCLK_RST pulse must be of a mini-
mum width and its deassertion edge must observe setup and
hold times with respect to the CLK input rising edge. These
timing specifications are listed as t
RH, tRS, and tRPW in the
Converter Electrical Characteristics.
The DCLK_RST signal can be asserted asynchronous to the
input clock. If DCLK_RST is asserted, the DCLK output is held
in a designated state. The state in which DCLK is held during
the reset period is determined by the mode of operation (SDR/
DDR) and the setting of the Output Edge configuration pin or
reset state conditions). Therefore, depending upon when the
DCLK_RST signal is asserted, there may be a narrow pulse
on the DCLK line during this reset event. When the
DCLK_RST signal is de-asserted in synchronization with the
CLK rising edge, the 4th or 5th CLK falling edge synchronizes
the DCLK output with those of other ADC08D1520's in the
system. The DCLK output is enabled again after a constant
delay (relative to the input clock frequency) which is equal to
the CLK input to DCLK output delay (t
SD). The device always
exhibits this delay characteristic in normal operation.
agrams, there is a delay from the deassertion of DCLK_RST
to the reappearance of DCLK, which is equal to several CLK
cycles of delay plus t
SD. Note that the deassertion of
DCLK_RST is not latched in until the next falling edge of CLK.
For 1:2 Demux DDR 0 deg Mode, there are five CLK cycles
of delay; for all other modes, there are four CLK cycles of
delay.
If the device is not programmed to allow DCLK to run contin-
uously, DCLK will become inactive during a calibration cycle.
Therefore, it is strongly recommended that DCLK only be
used as a data capture clock and not as a system clock.
The DCLK_RST pin should NOT be brought high while the
calibration process is running (while CalRun is high). Doing
so could cause a digital glitch in the digital circuitry, resulting
in corruption and invalidation of the calibration. (See Applica-
tion Information Section 2.4.3)
1.6 ADC TEST PATTERN
To aid in system debug, the ADC08D1520 has the capability
of providing a test pattern at the four output ports completely
independent of the input signal. The ADC is disengaged and
a test pattern generator is connected to the outputs including
OR. The test pattern output is the same in DES Mode and
Non-DES Mode. Each port is given a unique 8-bit word, al-
ternating between 1's and 0's as described in the Table 6.
TABLE 6. Test Pattern by Output Port
in 1:2 Demultiplex Mode
Time
Qd
Id
Q
I
OR
Comments
T0
01h
02h
03h
04h
0
Pattern
Sequence
n
T1
FEh
FDh
FCh
FBh
1
T2
01h
02h
03h
04h
0
T3
FEh
FDh
FCh
FBh
1
T4
01h
02h
03h
04h
0
T5
01h
02h
03h
04h
0
Pattern
Sequence
n+1
T6
FEh
FDh
FCh
FBh
1
T7
01h
02h
03h
04h
0
T8
FEh
FDh
FCh
FBh
1
T9
01h
02h
03h
04h
0
T10
01h
02h
03h
04h
0
Pattern
Sequence n+2
T11
...
With the part programmed into the Non-Demultiplex Mode,
the test pattern’s order will be as described in Table 7.
TABLE 7. Test Pattern by Output Port in
Non-Demultiplex Mode
Time
Q
I
OR
Comments
T0
01h
02h
0
Pattern
Sequence
n
T1
FEh
FDh
1
T2
01h
02h
0
T3
01h
02h
0
T4
FEh
FDh
1
T5
FEh
FDh
1
T6
01h
02h
0
T7
01h
02h
0
T8
FEh
FDh
1
T9
01h
02h
0
T10
01h
02h
0
Pattern
Sequence
n+1
T11
FEh
FDh
1
T12
01h
02h
0
T13
01h
02h
0
T14
FEh
FDh
1
T15
...
To ensure that the test pattern starts synchronously in each
port, set DCLK_RST while writing the Test Pattern Output bit
in the Extended Configuration Register. The pattern appears
at the data output ports when DCLK_RST is cleared low. The
test pattern will work at speed and will work with the device in
the SDR, DDR and the Non-Demultiplex output modes.
37
www.national.com
ADC08D1520QML
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M30826MH-XXXGP | 32-BIT, MROM, 30 MHz, MICROCONTROLLER, PQFP100 |
| M32000D4BFP-80 | 32-BIT, 80 MHz, MICROCONTROLLER, PQFP100 |
| M32171F4VFP | 32-BIT, MROM, 40 MHz, MICROCONTROLLER, PQFP144 |
| M32171F3VFP | 32-BIT, MROM, 40 MHz, MICROCONTROLLER, PQFP144 |
| M32173F2VFP | 32-BIT, FLASH, 40 MHz, RISC MICROCONTROLLER, PQFP144 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M30826MH-XXXGP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 16/32-BIT CMOS MICROCOMPUTER |
| M30828MH-XXXGP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 16/32-BIT CMOS MICROCOMPUTER |
| M30830T-EPB | 功能描述:M-SUPPORT TOOL RoHS:否 類別:編程器，開發(fā)系統(tǒng) >> 配件 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program RoHS指令信息:IButton RoHS Compliance Plan 標(biāo)準(zhǔn)包裝:1 系列:- 附件類型:USB 至 1-Wire? RJ11 適配器 適用于相關(guān)產(chǎn)品:1-Wire? 設(shè)備 產(chǎn)品目錄頁面:1429 (CN2011-ZH PDF) |
| M30830T-RPD-E | 功能描述:EMULATOR PERSONALITY KIT M16C/80 RoHS:否 類別:編程器，開發(fā)系統(tǒng) >> 配件 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program RoHS指令信息:IButton RoHS Compliance Plan 標(biāo)準(zhǔn)包裝:1 系列:- 附件類型:USB 至 1-Wire? RJ11 適配器 適用于相關(guān)產(chǎn)品:1-Wire? 設(shè)備 產(chǎn)品目錄頁面:1429 (CN2011-ZH PDF) |
| M30833FJFP | 制造商:Renesas Electronics Corporation 功能描述:MCU 16BIT R8C CISC 512KB FLASH 5V 100PQFP - Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。