參數(shù)資料
型號: M30240M6-XXXFP
元件分類: 微控制器/微處理器
英文描述: 16-BIT, MROM, 12 MHz, MICROCONTROLLER, PQFP80
封裝: 0.80 MM PITCH, PLASTIC, QFP-80
文件頁數(shù): 137/139頁
文件大?。?/td> 1453K
代理商: M30240M6-XXXFP
97
Mitsubishi microcomputers
M30240 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Specifications REV. G
Specifications in this manual are tentative and subject to change
UART0 to UART2
Figure 1.92: Typical transmit/receive timing in UART mode (compliant with the SIM interface)
Transmit enable
bit(TE)
Transmit buffer
empty flag(TI)
Transmit register
empty flag (TXEPT)
D0 D1 D2 D3 D4 D5 D6 D7
ST
P
Start
bit
Parity
bit
The above timing applies to the following settings :
Parity is enabled.
One stop bit.
Transmit interrupt cause select bit = “1”.
“0”
“1”
“0”
“1”
“0”
“1”
Tc = 16 (n + 1) / fi
fi : frequency of BRG2 count source (f 1, f8, f32)
n : value set to BRG2
Transmit interrupt
request bit (IR)
“0”
“1”
D0 D1 D2 D3 D4 D5 D6 D7
ST
P
Shown in ( ) are bit symbols.
Tc
Transfer clock
SP
Stop
bit
Data is set in UART2 transmit buffer register
SP
A “L” level returns from TxD2 due to
the occurrence of a parity error.
The level is detected by the
interrupt routine.
The level is
detected by the
interrupt routine.
Receive enable
bit (RE)
Receive complete
flag (RI)
D0 D1 D2 D3 D4 D5 D6 D7
ST
P
Start
bit
Parity
bit
RxD2
The above timing applies to the following settings :
Parity is enabled.
One stop bit.
Transmit interrupt cause select bit = “0”.
“0”
“1”
“0”
“1”
Tc = 16 (n + 1) / fi
fi : frequency of BRG2 count source (f 1, f8, f32)
n : value set to BRG2
Receive interrupt
request bit (IR)
“0”
“1”
D0 D1 D2 D3 D4 D5 D6 D7
ST
P
SP
Shown in ( ) are bit symbols.
Tc
Transfer clock
SP
Stop
bit
A “L” level returns from TxD2 due to
the occurrence of a parity error.
TxD2
Read to receive buffer
D0 D1 D2 D3 D4 D5 D6 D7
ST
P
Signal conductor level
(Note 2)
D0 D1 D2 D3 D4 D5 D6 D7
ST
P
SP
D0 D1 D2 D3 D4 D5 D6 D7
ST
P
D0 D1 D2 D3 D4 D5 D6 D7
ST
P
SP
TxD2
RxD2
Signal conductor level
(Note 2)
Transferred from UART2 transmit buffer register to UART2 transmit register
Cleared to “0” when interrupt request is accepted, or cleared by software
Note 1: The transmit is started with overflow timing of BRG after having written in a value at the transmit buffer in the above timing.
Note 1
Note 2: Equal in waveform because TxD2 and RxD2 are connected.
相關(guān)PDF資料
PDF描述
M30240M5-XXXFP 16-BIT, MROM, 12 MHz, MICROCONTROLLER, PQFP80
M30240M6-XXXXFP 16-BIT, MROM, 12 MHz, MICROCONTROLLER, PQFP80
M30240ECFP 16-BIT, OTPROM, 12 MHz, MICROCONTROLLER, PQFP80
M30240M5-XXXXFP 16-BIT, MROM, 12 MHz, MICROCONTROLLER, PQFP80
M30240M6-XXXXFP 16-BIT, OTPROM, MICROCONTROLLER, PQFP80
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M30240M7 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
M30240M7-XXXFP 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
M30240M8 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
M30240M8-XXXFP 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
M30240M9 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER