參數(shù)資料
型號: M2V56S40TP-6
廠商: Mitsubishi Electric Corporation
英文描述: 128 x 64 pixel format, LED Backlight available
中文描述: 256M同步DRAM
文件頁數(shù): 27/49頁
文件大?。?/td> 244K
代理商: M2V56S40TP-6
Feb.2000
MITSUBISHI LSIs
MITSUBISHI ELECTRIC
SDRAM (Rev.1.1)
Single Data Rate
M2V56S20/ 30/ 40/ TP -6, -7, -8
256M Synchronous DRAM
27
CLK SUSPEND and POWER DOWN
CKE controls the internal CLK at the following cycle. Figure below shows how CKE works. By
negating CKE, the next internal CLK is suspended. The purpose of CLK suspend is power down, output
suspend or input suspend. CKE is a synchronous input except during the self-refresh mode. CLK suspend
can be performed either when the banks are active or idle. A command at the suspended cycle is ignored.
Power Down by CKE
CLK
Command
CKE
Command
CKE
Standby Power Down
Active Power Down
PRE
NOP
NOP
NOP
NOP
NOP
NOP
ACT
DQ Suspend by CKE
CLK
Command
DQ
CKE
Write
Read
D0
D1
D2
D3
Q0
Q1
Q2
Q3
ext.CLK
CKE
int.CLK
tIH
tIS
tIH
tIS
相關PDF資料
PDF描述
M2V56S30ATP-7 256M Synchronous DRAM
M2V56S30TP 256M Synchronous DRAM
M2V56S30TP-8 256M Synchronous DRAM
M2V56S40TP 256M Synchronous DRAM
M2V56S40TP-8 256M Synchronous DRAM
相關代理商/技術參數(shù)
參數(shù)描述
M2V56S40TP-7 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:256M Synchronous DRAM
M2V56S40TP-8 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:256M Synchronous DRAM
M2V64S20BTP 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:64M bit Synchronous DRAM
M2V64S20BTP-10 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:64M bit Synchronous DRAM
M2V64S20BTP-10L 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:64M bit Synchronous DRAM