參數(shù)資料
型號: M2V56D40ATP-75L
廠商: Mitsubishi Electric Corporation
英文描述: 256M Double Data Rate Synchronous DRAM
中文描述: 256M雙數(shù)據(jù)速率同步DRAM
文件頁數(shù): 32/40頁
文件大?。?/td> 768K
代理商: M2V56D40ATP-75L
32
MITSUBISHI ELECTRIC
Mar. '02
MITSUBISHI LSIs
DDR SDRAM
(Rev.1.44)
M2S56D20/ 30/ 40ATP -75AL, -75A, -75L, -75, -10L, -10
M2S56D20/ 30/ 40AKT -75AL, -75A, -75L, -75, -10L, -10
256M Double Data Rate Synchronous DRAM
Burst read operation can be interrupted by a burst stop command(TERM). READ to TERM interval is 1 CLK
minimum. The time between TERM command to output disable is equal to the CAS Latency. As a result, READ
to TERM interval determines valid data length to be outputted. The figure below shows example of BL=8.
[Read Interrupted by Burst Stop]
Read Interrupted by TERM (BL=8)
CL=2.5
Command
DQS
Command
DQ
Command
DQ
Q0
Q1
Q2
Q3
Q0
Q1
/CLK
CLK
DQ
Q0
Q1
Q2
Q3
Q4
Q5
TERM
READ
READ
TERM
READ
TERM
DQS
DQS
CL=2.0
Command
DQS
Command
DQ
Command
DQ
Q0 Q1
Q2
Q3
Q0 Q1
DQ
Q0 Q1
Q2
Q3
Q4
Q5
TERM
READ
READ
TERM
READ
TERM
DQS
DQS
相關PDF資料
PDF描述
M2V56D40ATP75A 256M Double Data Rate Synchronous DRAM
M2S56D20ATP-10L 256M Double Data Rate Synchronous DRAM
M2S56D20ATP-75 256M Double Data Rate Synchronous DRAM
M2S56D20ATP-75A 256M Double Data Rate Synchronous DRAM
M2S56D20ATP-75AL 256M Double Data Rate Synchronous DRAM
相關代理商/技術參數(shù)
參數(shù)描述
M2V56S20AKT 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:256M Synchronous DRAM
M2V56S20AKT-5 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:256M Synchronous DRAM
M2V56S20AKT-6 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:256M Synchronous DRAM
M2V56S20AKT-7 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:256M Synchronous DRAM
M2V56S20ATP 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:256M Synchronous DRAM