- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄358970 > M24128-B (意法半導(dǎo)體) 256/128 Kbit Serial I C Bus EEPROM With Three Chip Enable Lines PDF資料下載
參數(shù)資料
| 型號(hào)： | M24128-B |
| 廠(chǎng)商： | 意法半導(dǎo)體 |
| 元件分類(lèi)： | DRAM |
| 英文描述： | 256/128 Kbit Serial I C Bus EEPROM With Three Chip Enable Lines |
| 中文描述： | 一百二十八分之二百五十六千位串行總線(xiàn)EEPROM，帶有集成電路芯片啟用三線(xiàn) |
| 文件頁(yè)數(shù)： | 8/17頁(yè) |
| 文件大?。?/td> | 135K |
| 代理商： | M24128-B |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)當(dāng)前第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)
M24256, M24128
8/17
the Device Select Code, with the RW
bit set to ‘1’.
The memory acknowledges this, and outputs the
contents of the addressed byte. The master must
not
acknowledge the byte output, and terminates
the transfer with a STOP condition.
Current Address Read
The device has an internal address counter which
is incremented each time a byte is read. For the
Current Address Read mode, following a START
condition, the master sends a Device Select Code
with the RW bit set to ‘1’. The memory acknowl-
edges this, and outputs the byte addressed by the
internal address counter. The counter is then in-
minated the internal write cycle, it responds with
an Ack, indicating that the memory is ready to
receive the second part of the next instruction
(the first byte of this instruction having been sent
during Step 1).
Read Operations
Read operations are performed independently of
the state of the WC pin.
Random Address Read
A dummy write is performed to load the address
into the address counter, as shown in Figure 8.
Then,
without
sending a STOP condition, the mas-
ter sends another START condition, and repeats
Figure 8. Read Mode Sequences
Note: 1. The seven most significant bits of the Device Select Code of a Random Read (in the 1
st
and 4
th
bytes) must be identical.
S
DEV SEL *
BYTE ADDR
BYTE ADDR
S
DEV SEL
DATA OUT 1
AI01105C
DATA OUT N
S
S
CURRENT
ADDRESS
READ
DEV SEL
DATA OUT
RANDOM
ADDRESS
READ
S
S
DEV SEL *
DATA OUT
SEQUENTIAL
CURRENT
READ
S
DATA OUT N
S
DEV SEL *
BYTE ADDR
BYTE ADDR
SEQUENTIAL
RANDOM
READ
S
DEV SEL *
DATA OUT 1
S
ACK
R/W
NO ACK
ACK
R/W
ACK
ACK
ACK
R/W
ACK
ACK
ACK
NO ACK
R/W
NO ACK
ACK
ACK
ACK
R/W
ACK
ACK
R/W
ACK
NO ACK
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M24128 | 256/128 Kbit Serial IC Bus EEPROM Without Chip Enable Lines |
| M24128-BWMN6TG | 256Kbit and 128Kbit Serial I2C Bus EEPROM With Three Chip Enable Lines |
| M24128-BWMN6T | 256Kbit and 128Kbit Serial I2C Bus EEPROM With Three Chip Enable Lines |
| M24128-BWMN6P | 256Kbit and 128Kbit Serial I2C Bus EEPROM With Three Chip Enable Lines |
| M24128-BWMN6G | 3W1-ETM-230/60HZ W/BLACK DIAL MOD METER - Jewell / Modutech SP W/LDS,00-139002-102 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M24128-BF | 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:128 Kbit, 64 Kbit and 32 Kbit serial IC bus EEPROM |
| M24128-BFBN3/P | 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:128 Kbit, 64 Kbit and 32 Kbit serial I2C bus EEPROM |
| M24128-BFBN3G | 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:128 Kbit, 64 Kbit and 32 Kbit serial IC bus EEPROM |
| M24128-BFBN3P | 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:128 Kbit, 64 Kbit and 32 Kbit serial IC bus EEPROM |
| M24128-BFBN3TG | 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:128 Kbit, 64 Kbit and 32 Kbit serial IC bus EEPROM |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。