Mitsubishi microcomputers
M16C / 62P Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Serial I/O (Clock Synchronous Serial I/O)
150
development
Preliminary Specifications Rev.1.0
Specifications in this manual are tentative and subject to change.
Table 1.18.3 lists the functions of the input/output pins during clock synchronous serial I/O mode. Table
1.18.3 shows pin functions for the case where the multiple transfer clock output pin select function is
deselected. Table 1.18.4 lists the P6
4
pin functions during clock synchronous serial I/O mode. Note that
for a period from when the UARTi operation mode is selected to when transfer starts, the TxDi pin outputs
an “H”. (If the N-channel open-drain output is selected, this pin is in a high-impedance state.)
Table 1.18.3. Pin Functions
(
When Not Select Multiple Transfer Clock Output Pin Function
)
Pin name
Function
TxDi (i = 0 to 2)
(P6
3
, P6
7
, P7
0
)
Method of selection
Serial data output
Serial data input
Transfer clock output
Transfer clock input
I/O port
(Outputs dummy data when performing reception only)
RxDi
(P6
2
, P6
6
, P7
1
)
CLKi
(P6
1
, P6
5
, P7
2
)
UiMR register’s CKDIR bit=0
UiMR register’s CKDIR bit=1
PD6 register’s PD6_1 bit=0, PD6_5 bit=0, PD7 register’s PD7_2 bit=0
PD6 register’s PD6_2 bit=0, PD6_6 bit=0, PD7 register’s PD7_1 bit=0
(Can be used as an input port when performing transmission only)
UiC0 register’s CRD bit=0
UiC0 register’s CRS bit=0
PD6 register’s PD6_0 bit=0, PD6_4 bit=0, PD7 register’s PD7_3 bit=0
UiC0 register’s CRD bit=0
UiC0 register’s CRS bit=1
UiC0 register’s CRD bit=1
CTS input
RTS output
CTSi/RTSi
(P6
0
, P6
4
, P7
3
)
Pin function
Bit set value
U1C0 register
CRD
1
0
0
0
UCON register
CLKMD1
0
0
0
0
PD6 register
PD6_4
Input: 0, Output: 1
0
CRS
RCSP
0
0
0
1
CLKMD0
P6
4
CTS
1
RTS
1
CTS
0
(Note1)
CLKS
1
1
0
0
0
1(Note 2)
1
Note 1: In addition to this, set the U0C0 register’s CRD bit to “0” (CTS
0
/RTS
0
enabled) and the U0
C0 register’s CRS bit to “1” (RTS
0
selected).
Note 2: When the CLKMD1 bit = 1 and the CLKMD0 bit = 0, the following logic levels are output:
High if the U1C0 register’s CLKPOL bit = 0
Low if the U1C0 register’s CLKPOL bit = 1
Table 1.18.4. P6
4
Pin Functions