- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377801 > M13S64164A (Elite Semiconductor Memory Technology Inc.) 1M x 16 Bit x 4 Banks Double Data Rate SDRAM PDF資料下載
參數(shù)資料
| 型號： | M13S64164A |
| 廠商： | Elite Semiconductor Memory Technology Inc. |
| 英文描述： | 1M x 16 Bit x 4 Banks Double Data Rate SDRAM |
| 中文描述： | 100萬× 16位× 4個(gè)銀行雙倍數(shù)據(jù)速率SDRAM |
| 文件頁數(shù)： | 26/49頁 |
| 文件大?。?/td> | 1526K |
| 代理商： | M13S64164A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當(dāng)前第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁
ES MT
Preliminary
M13S64164A
Elite Semiconductor Memory Technology Inc.
Publication Date : Jul. 2007
Revision : 0.3 26/49
Write with Auto Precharge
If A10 is high when write command is issued, the write with auto-precharge function is performed. Any new command to the
same bank should not be issued until the internal precharge is completed. The internal precharge begins after keeping t
WR
(min).
<Burst Length = 4>
Auto Refresh & Self Refresh
Auto Refresh
An auto refresh command is issued by having CS , RAS and CAS held low with CKE and
WE
high at the rising edge of
the clock(CLK). All banks must be precharged and idle for t
RP
(min) before the auto refresh command is applied. No control of the
external address pins is requires once this cycle has started because of the internal address counter. When the refresh cycle has
completed, all banks will be in the idle state. A delay between the auto refresh command and the next activate command or
subsequent auto refresh command must be greater than or equal to the t
RFC
(min).
A maximum of eight consecutive AUTO REFRSH commands (with tRFCmin) can be posted to any given SDRAM, and the
maximum absolute interval between any AUTO REFRESH command and the next AUTO REFRESH command is 8x15.6
μ
m.
0
1
2
3
4
5
6
7
8
CO MM AN D
DQS
DQ 's
B a n k A
NOP
NOP
NOP
NOP
NOP
NOP
NOP
Dout 0 Dout 1
Write A
Auto Precharge
Dout 2 Dout 3
*B a n k c an b e r e ac t iv at e d a t
c om p l e t io n o f
t
R P
t
W R
t
R P
In t e r n al p r e c h ar g e s t a r t
C L K
C L K
CO M M AN D
CKE = High
t
R P
PRE
RAuto
C M D
t
R F C
C L K
C L K
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M13S64164A-5BG | 1M x 16 Bit x 4 Banks Double Data Rate SDRAM |
| M13S64164A-5TG | 1M x 16 Bit x 4 Banks Double Data Rate SDRAM |
| M13S64164A-6TG | 1M x 16 Bit x 4 Banks Double Data Rate SDRAM |
| M14256 | Memory Card IC 256K Bit Serial IIC Bus EEPROM(256K位串行IIC總線EEPROM) |
| M145026 | REMOTE CONTROL ENCODER/DECODER CIRCUIT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M13S64164A_09 | 制造商:ESMT 制造商全稱:Elite Semiconductor Memory Technology Inc. 功能描述:1M x 16 Bit x 4 Banks Double Data Rate SDRAM |
| M13S64164A_1 | 制造商:ESMT 制造商全稱:Elite Semiconductor Memory Technology Inc. 功能描述:1M x 16 Bit x 4 Banks Double Data Rate SDRAM |
| M13S64164A-5BG | 制造商:ESMT 制造商全稱:Elite Semiconductor Memory Technology Inc. 功能描述:1M x 16 Bit x 4 Banks Double Data Rate SDRAM |
| M13S64164A-5BIG | 制造商:ESMT 制造商全稱:Elite Semiconductor Memory Technology Inc. 功能描述:1M x 16 Bit x 4 Banks Double Data Rate SDRAM |
| M13S64164A-5TG | 制造商:ESMT 制造商全稱:Elite Semiconductor Memory Technology Inc. 功能描述:1M x 16 Bit x 4 Banks Double Data Rate SDRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。