- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377801 > M13S32321A (Elite Semiconductor Memory Technology Inc.) 256K x 32 Bit x 4 Banks Double Data Rate SDRAM PDF資料下載
參數(shù)資料
| 型號： | M13S32321A |
| 廠商： | Elite Semiconductor Memory Technology Inc. |
| 英文描述： | 256K x 32 Bit x 4 Banks Double Data Rate SDRAM |
| 中文描述： | 256K × 32位× 4個銀行雙倍數(shù)據(jù)速率SDRAM |
| 文件頁數(shù)： | 5/49頁 |
| 文件大小： | 769K |
| 代理商： | M13S32321A |
第1頁第2頁第3頁第4頁當前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁
ES MT
DC Specifications
M13S32321A
Elite Semiconductor Memory Technology Inc.
Publication Date : Sep. 2006
Revision : 1.0 5/49
Version
Parameter
Symbol
Test Condition
-5
-6
Unit Note
Operation Current
(One Bank Active)
IDD0
t
RC
= t
RC
(min) t
CK
= t
CK
(min)
Active – Precharge
120
100
mA
Operation Current
(One Bank Active)
IDD1
Burst Length = 2 t
RC
= t
RC
(min), CL= 3
I
OUT
= 0mA, Active-Read- Precharge
175
150
mA
Precharge Power-down Standby
Current
IDD2P
CKE
≤
V
IL
(max), t
CK
= t
CK
(min), All
banks idle
20
20
mA
Idle Standby Current
IDD2N
CKE
≥
V
IH
(min), CS
≥
V
IH
(min), t
CK
=
t
CK
(min)
70
60
mA
Active
Current
Power-down
Standby
IDD3P
All banks ACT, CKE
≤
V
IL
(max), t
CK
=
t
CK
(min)
20
20
mA
Active Standby Current
IDD3N
One bank; Active-Precharge, t
RC
=
t
RAS
(max),
t
CK
= t
CK
(min)
90
80
mA
Operation Current (Read)
IDD4R
Burst Length = 2, CL= 3 , t
CK
= t
CK
(min), I
OUT
= 0mA
260
220
mA
Operation Current (Write)
IDD4W
Burst Length = 2, CL= 3 , t
CK
= t
CK
(min)
210
180
mA
Auto Refresh Current
IDD5
t
RC
≥
t
RFC
(min)
190
160
mA
Self Refresh Current
IDD6
CKE
≤
0.2V
3
3
mA
1
Note 1. Enable on-chip refresh and address counters.
AC Operation Conditions & Timing Specification
AC Operation Conditions
Parameter
Symbol
Min
Max
Unit
Note
Input High (Logic 1) Voltage, DQ, DQS and DM signals
V
IH
(AC)
V
REF
+ 0.45
V
Input Low (Logic 0) Voltage, DQ, DQS and DM signals
V
IL
(AC)
V
REF
- 0.45
V
Input Different Voltage, CLK and CLK inputs
V
ID
(AC)
0.7
V
DDQ
+0.6
V
1
Input Crossing Point Voltage, CLK and CLK inputs
V
IX
(AC)
0.5*V
DDQ
-0.2
0.5*V
DDQ
+0.2
V
2
Note1. V
ID
is the magnitude of the difference between the input level on CLK and the input on CLK .
2. The value of V
IX
is expected to equal 0.5*V
DDQ
of the transmitting device and must track variations in the DC level of the
same.
Input / Output Capacitance
(V
DD
= 2.375V
, V
DDQ
=2.5
~2.625
V, V
DDQ
=2.
375
V
~
2
.625V, T
A
= 25° , f = 1MHz)
Parameter
Symbol
Min
Max
Unit
Input capacitance
(A0~A11, BA0~BA1, CKE, CS , RAS , CAS ,
WE
)
C
IN1
2
3
pF
Input capacitance (CLK, CLK )
C
IN2
2
3
pF
Data & DQS input/output capacitance
C
OUT
4.0
5
pF
Input capacitance (DM)
C
IN3
4.0
5
pF
相關PDF資料 |
PDF描述 |
|---|---|
| M13S64164A-6BG | 1M x 16 Bit x 4 Banks Double Data Rate SDRAM |
| M13S64164A | 1M x 16 Bit x 4 Banks Double Data Rate SDRAM |
| M13S64164A-5BG | 1M x 16 Bit x 4 Banks Double Data Rate SDRAM |
| M13S64164A-5TG | 1M x 16 Bit x 4 Banks Double Data Rate SDRAM |
| M13S64164A-6TG | 1M x 16 Bit x 4 Banks Double Data Rate SDRAM |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| M13S32321A_08 | 制造商:ESMT 制造商全稱:Elite Semiconductor Memory Technology Inc. 功能描述:256K x 32 Bit x 4 Banks Double Data Rate SDRAM |
| M13S32321A-5L | 制造商:ESMT 制造商全稱:Elite Semiconductor Memory Technology Inc. 功能描述:256K x 32 Bit x 4 Banks Double Data Rate SDRAM |
| M13S32321A-6L | 制造商:ESMT 制造商全稱:Elite Semiconductor Memory Technology Inc. 功能描述:256K x 32 Bit x 4 Banks Double Data Rate SDRAM |
| M13S5121632A | 制造商:ESMT 制造商全稱:Elite Semiconductor Memory Technology Inc. 功能描述:8M x 16 Bit x 4 Banks Double Data Rate SDRAM |
| M13S5121632A-5TG | 制造商:ESMT 制造商全稱:Elite Semiconductor Memory Technology Inc. 功能描述:8M x 16 Bit x 4 Banks Double Data Rate SDRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復。