參數(shù)資料
型號: LXP602
廠商: Digital Data Communications GmbH
英文描述: Low-Jitter Clock Adapters(CLADs)
中文描述: 低抖動時鐘適配器(CLADs)
文件頁數(shù): 4/10頁
文件大?。?/td> 680K
代理商: LXP602
/;3íí$ /;3í DQG /;3íé /RZe-LWWHU &ORFN $GDSWHUV &/$'V
L1
$33/,&$7,21 ,1)250$7,21
3RZHUeXS
Standard CMOS device precautions apply to the CLAD.
Inputs must be applied either simultaneously with or after
the power supply VCC. CLAD input signals include
CLKI, FSI and SEL.
7KH &/$' LQWHUQDO FLUFXLWU\ WDNHV D
PD[LPXP RI íí PV WR VWDELOL]H 7KHUH LV DQ DGGLWLRQDO
GHOD\RIèííPV PD[LPXP IRU &/.2 WREH SKDVHeORFNHG WR
WKH LQFRPLQJ FORFN &/., GXULQJ IUDPH V\QFKURQL]DWLRQ
)6,
)LJXUH
Typical TP to Coax Adapter Application Circuit
N+]
N+]
ì 0+]
íé RU
éí 0+]
7R)URP
6\VWHP
%DFNSODQH
)URP )6, *HQHUDWRU &LUFXLW
6HH )LJXUH ê
*1'
9&&
6(/
&/.2
)6,
)62
+)2
&/.,
/;3í[
&/$'
íì
μ
)
òè9
ìèéé 0+]
7&/.
7326
71(*
51(*
5326
5&/.
7ì (6)
)5$0(5
&/.,
9&&
*1'
6(/
&/.2
+)2
)62
)6,
/;3í[
&/$'
íé RU
éí 0+]
N+]
N+]
ìéé RU
ì 0+]
7R)URP
6\VWHP
%DFNSODQH
)URP )6,
*HQHUDWRU
&LUFXLW
6HH )LJXUH ê
ìèéé
0+]
íì
μ
)
òè9
7&/.
7326
71(*
51(*
5326
5&/.
/;7êíé$
75$16&(,9(5
%
相關(guān)PDF資料
PDF描述
LXP604 Low-Jitter Clock Adapters(CLADs)
LXP610 Low-Jitter Multi-Rate Clock Adapter(CLAD)
LXP730 Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0
LXT300Z ADVANCED T1/E1 SHORT-HAUL TRANSCEIVERS
LXT301Z ADVANCED T1/E1 SHORT-HAUL TRANSCEIVERS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LXP602NE 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PCM, Other/Special/Miscellaneous
LXP602SE 制造商:LEVEL_ONE 功能描述:
LXP604 制造商:LVL1 制造商全稱:LVL1 功能描述:Low-Jitter Clock Adapters(CLADs)
LXP604NE 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PCM, Other/Special/Miscellaneous
LXP610 制造商:LVL1 制造商全稱:LVL1 功能描述:Low-Jitter Multi-Rate Clock Adapter(CLAD)