- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377787 > LV033MU (Advanced Micro Devices, Inc.) 32 Megabit (2 M x 16-Bit/4 M x 8-Bit) MirrorBit⑩ 3.0 Volt-only Uniform Sector Flash Memory with VersatileI/O⑩ Control PDF資料下載
參數(shù)資料
| 型號： | LV033MU |
| 廠商： | Advanced Micro Devices, Inc. |
| 英文描述： | 32 Megabit (2 M x 16-Bit/4 M x 8-Bit) MirrorBit⑩ 3.0 Volt-only Uniform Sector Flash Memory with VersatileI/O⑩ Control |
| 中文描述： | 32兆位（2米× 16位/ 4米× 8位）的MirrorBit⑩3.0伏特，只有統(tǒng)一閃存部門與VersatileI /輸出⑩控制 |
| 文件頁數(shù)： | 22/59頁 |
| 文件大小： | 657K |
| 代理商： | LV033MU |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當(dāng)前第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁
20
Am29LV320MH/L
26517B4 January31,2007
D A T A S H E E T
Figure 3.
Secured Silicon Sector Protect Verify
Hardware Data Protection
The command sequence requirement of unlock cycles
for programming or erasing provides data protection
against inadvertent writes (refer to Tables
10
and
11
for command definitions). In addition, the following
hardware data protection measures prevent accidental
erasure or programming, which might otherwise be
caused by spurious system level signals during V
CC
power-up and power-down transitions, or from system
noise.
Low V
CC
Write Inhibit
When V
CC
is less than V
LKO
, the device does not ac-
cept any write cycles. This protects data during V
CC
power-up and power-down. The command register
and all internal program/erase circuits are disabled,
and the device resets to the read mode. Subsequent
writes are ignored until V
CC
is greater than V
LKO
. The
system must provide the proper signals to the control
pins to prevent unintentional writes when V
CC
is
greater than V
LKO
.
Write Pulse “Glitch” Protection
Noise pulses of less than 5 ns (typical) on OE#, CE#
or WE# do not initiate a write cycle.
Logical Inhibit
Write cycles are inhibited by holding any one of OE# =
V
IL
, CE# = V
IH
or WE# = V
IH
. To initiate a write cycle,
CE# and WE# must be a logical zero while OE# is a
logical one.
Power-Up Write Inhibit
If WE# = CE# = V
IL
and OE# = V
IH
during power up,
the device does not accept commands on the rising
edge of WE#. The internal state machine is automati-
cally reset to the read mode on power-up.
COMMON FLASH MEMORY INTERFACE (CFI)
The Common Flash Interface (CFI) specification out-
lines device and host system software interrogation
handshake, which allows specific vendor-specified
software algorithms to be used for entire families of
devices. Software support can then be device-inde-
pendent, JEDEC ID-independent, and forward- and
backward-compatible for the specified flash device
families. Flash vendors can standardize their existing
interfaces for long-term compatibility.
This device enters the CFI Query mode when the sys-
tem writes the CFI Query command, 98h, to address
55h, any time the device is ready to read array data.
The system can read CFI information at the addresses
given in Tables
6
–
9
. To terminate reading CFI data,
the system must write the reset command.
The system can also write the CFI query command
when the device is in the autoselect mode. The device
enters the CFI query mode, and the system can read
CFI data at the addresses given in Tables
6
–
9
. The
system must write the reset command to return the
device to reading array data.
For further information, please refer to the CFI Specifi-
cation and CFI Publication 100, available via the World
Wide Web at http://www.amd.com/flash/cfi. Alterna-
tively, contact an AMD representative for copies of
these documents.
Write 60h to
any address
Write 40h to SecSi
Sector address
with A6 = 0,
A1 = 1, A0 = 0
START
RESET# =
V
IH
or V
ID
Wait 1
μ
s
Read from SecSi
Sector address
with A6 = 0,
A1 = 1, A0 = 0
If data = 00h,
SecSi Sector is
unprotected.
If data = 01h,
SecSi Sector is
protected.
Remove V
IH
or V
ID
from RESET#
Write reset
command
SecSi Sector
Protect Verify
complete
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LV320MB | 32 Megabit (2 M x 16-Bit/4 M x 8-Bit) MirrorBit⑩ 3.0 Volt-only Uniform Sector Flash Memory with VersatileI/O⑩ Control |
| LV320ML | 32 Megabit (2 M x 16-Bit/4 M x 8-Bit) MirrorBit⑩ 3.0 Volt-only Uniform Sector Flash Memory with VersatileI/O⑩ Control |
| LV320MT | 32 Megabit (2 M x 16-Bit/4 M x 8-Bit) MirrorBit⑩ 3.0 Volt-only Uniform Sector Flash Memory with VersatileI/O⑩ Control |
| LV32 | Quad 2-Input OR Gate |
| LV573 | OCTAL D-TYPE TRANSPARENT LATCH (3-State) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LV04A | 制造商:TI 制造商全稱:Texas Instruments 功能描述:HEX INVERTERS |
| LV04EVK01/NOPB | 功能描述:界面開發(fā)工具 DS92LV0421 EVAL BOARD RoHS:否 制造商:Bourns 產(chǎn)品:Evaluation Boards 類型:RS-485 工具用于評估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V |
| LV050M2200BPF-2525 | 制造商:Yageo Corporation 功能描述: |
| LV05K543448-00H | 制造商:KEWAUNEE SCIENTIFIC 功能描述:SUPREME AIR LV FUME HOOD @ 48W & PRE-WIRED |
| LV061228B | 功能描述:VIBRATION MOTOR LINEAR 2 VAC 制造商:jinlong machinery & electronics, inc. 系列:- 零件狀態(tài):在售 類型:交流電機(jī) 功能:振動，LRA 電機(jī)類型:- 電壓 - 額定:2VAC RPM:- 扭矩 - 額定值 (oz-in / mNm):- 功率 - 額定值:- 編碼器類型:- 大小/尺寸:矩形 - 0.236" x 0.472" (6.00mm x 12.00mm) 直徑 - 軸:- 長度 - 軸和軸承:- 安裝孔間距:- 端子類型:導(dǎo)線引線 特性:- 齒輪減速比:- 扭矩 - 瞬時最大值?(oz-in / mNm):- 工作溫度:-20°C ~ 70°C 認(rèn)可:- 標(biāo)準(zhǔn)包裝:450 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。