- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377768 > LTCVX (Linear Technology Corporation) Serial 12-Bit/14-Bit, 3.5Msps Sampling ADCs with Shutdown PDF資料下載
參數(shù)資料
| 型號： | LTCVX |
| 廠商： | Linear Technology Corporation |
| 英文描述： | Serial 12-Bit/14-Bit, 3.5Msps Sampling ADCs with Shutdown |
| 中文描述： | 串行12-Bit/14-Bit，3.5Msps采樣ADC，帶有關(guān)斷 |
| 文件頁數(shù)： | 7/16頁 |
| 文件大?。?/td> | 232K |
| 代理商： | LTCVX |
7
LTC2355-12/LTC2355-14
2355f
A
IN+
(Pin 1):
Noninverting Analog Input. A
IN+
operates
fully differentially with respect to A
IN–
with a 0V to 2.5V
differential swing and a 0V to V
DD
common mode swing.
A
IN–
(Pin 2):
Inverting Analog Input. A
IN–
operates fully
differentially with respect to A
IN+
with a –2.5V to 0V
differential swing and a 0V to V
DD
common mode swing.
V
REF
(Pin 3):
2.5V Internal Reference. Bypass to GND and
to a solid analog ground plane with a 10
μ
F ceramic
capacitor (or 10
μ
F tantalum in parallel with 0.1
μ
F ce-
ramic). Can be overdriven by an external reference be-
tween 2.55V and V
DD
.
GND (Pins 4, 5, 6, 11):
Ground and Exposed Pad. These
ground pins and the exposed pad must be tied directly to
the solid ground plane under the part. Keep in mind that
analog signal currents and digital output signal currents
flow through these pins.
V
DD
(Pin 7):
3.3V Positive Supply. This single power pin
supplies 3.3V to the entire device. Bypass to GND and to
a solid analog ground plane with a 10
μ
F ceramic capacitor
(or 10
μ
F tantalum in parallel with 0.1
μ
F ceramic). Keep in
mind that internal analog currents and digital output signal
currents flow through this pin. Care should be taken to
place the 0.1
μ
F bypass capacitor as close to Pins 6 and 7
as possible.
SDO (Pin 8):
Three-State Serial Data Output. Each set of
output data words represents the difference between
A
IN+
and A
IN–
analog inputs at the start of the previous
conversion.
SCK (Pin 9):
External Clock Input. Advances the conver-
sion process and sequences the output data on the rising
edge. Responds to TTL (
≤
3.3V) and 3.3V CMOS levels.
One or more SCK pulses wakes the ADC from sleep mode.
CONV (Pin 10):
Convert Start. Holds the analog input
signal and starts the conversion on the rising edge.
Responds to TTL (
≤
3.3V) and 3.3V CMOS levels. Two
CONV pulses with SCK in fixed high or fixed low state start
Nap mode. Four or more CONV pulses with SCK in fixed
high or fixed low state start Sleep mode.
PIU
BLOCK DIAGRA
2355 BD
–
+
1
2
7
3
4
S & H
GND
EXPOSED PAD
LTC2355-14
V
REF
10
μ
F
A
IN–
A
IN+
14-BIT ADC
3.3V
10
μ
F
14
1
8
10
9
THREE-
STATE
SERIAL
OUTPUT
PORT
2.5V
REFERENCE
TIMING
LOGIC
V
DD
SDO
CONV
SCK
5
6
11
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LTCVY | Serial 12-Bit/14-Bit, 3.5Msps Sampling ADCs with Shutdown |
| LTC2402CMS | 1-/2-Channel 24-Bit uPower No Latency ADC in MSOP-10 |
| LTC2401 | 1-/2-Channel 24-Bit uPower No Latency ADC in MSOP-10 |
| LTC2401CMS | 1-/2-Channel 24-Bit uPower No Latency ADC in MSOP-10 |
| LTC2401IMS | 18-Bit Universal Bus Driver With 3-State Outputs 56-SSOP -40 to 85 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LTCVY | 制造商:LINER 制造商全稱:Linear Technology 功能描述:Serial 12-Bit/14-Bit, 3.5Msps Sampling ADCs with Shutdown |
| LTCWK | 制造商:LINER 制造商全稱:Linear Technology 功能描述:36V Low Cost High Side Current Sense in a SOT-23 |
| LTCXX | 制造商:LINER 制造商全稱:Linear Technology 功能描述:1.1A, Low Noise, Low Dropout Linear Regulator |
| LTCYF | 制造商:LINER 制造商全稱:Linear Technology 功能描述:36V, 2A, 2.4MHz Step-Down Switching Regulator |
| LTCYM | 制造商:LINER 制造商全稱:Linear Technology 功能描述:36V, 3.5A, 2.4MHz Step-Down Switching Regulator with 75μA Quiescent Current |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。