參數(shù)資料
型號: LTC6416CDDB#TRMPBF
廠商: Linear Technology
文件頁數(shù): 7/20頁
文件大?。?/td> 0K
描述: IC ADC BUFFER 16BIT DIFF 10-DFN
標(biāo)準(zhǔn)包裝: 500
放大器類型: 緩沖器
電路數(shù): 1
輸出類型: 差分
轉(zhuǎn)換速率: 3400 V/µs
-3db帶寬: 2GHz
電流 - 輸入偏壓: 5µA
電壓 - 輸入偏移: 500µV
電流 - 電源: 42mA
電流 - 輸出 / 通道: 20mA
電壓 - 電源,單路/雙路(±): 2.7 V ~ 3.9 V,±1.35 V ~ 1.95 V
工作溫度: 0°C ~ 70°C
安裝類型: 表面貼裝
封裝/外殼: 10-WFDFN 裸露焊盤
供應(yīng)商設(shè)備封裝: 10-DFN-EP(3x2)
包裝: 帶卷 (TR)
LTC6416
15
6416f
APPLICATIONS INFORMATION
As seen in Table 1, suggested component values for the
lter will change for differing IF frequencies.
Table 1.
INPUT
FREQUENCY
LTC6416 OUTPUT
RESISTORS
FILTERING
CAPACITORS
30MHz
50Ω
5.6pF/6.8pF/5.6pF
70MHz
25Ω
5.6pF/6.8pF/5.6pF
140MHz
25Ω
1.5pF/1pF/1.5pF
250MHz
-/-/-
Output Common Mode Adjustment
The output common mode voltage is set by the VCM pin.
Because the input common mode voltage is approximately
the same as the output common mode voltage, both are
approximately equal to VCM. The VCM pin has a Thevenin
equivalent resistance of 3.8k and can be overdriven by an
external voltage. The VCM pin oats to a default voltage of
1.25V on a 3.3V supply and 1.36V on a 3.6V supply. The
output common mode voltage is capable of tracking VCM
in a range from 0.34V to 2.16V on a 3.3V supply. The VCM
pin can be oated, but it should always be bypassed close
to the LTC6416 with a 0.1μF bypass capacitor to ground.
When interfacing with A/D converters such as the LTC22xx
families, the VCM pin can be connected to the VCM output
pin of the ADC, as shown in Figure 5.
CLLO and CLHI Pins
The CLLO and CLHI pins are used to set the clamping
voltage for high speed internal circuitry. This circuitry
limits the single-ended minimum and maximum voltage
excursion seen at each of the outputs. This feature is
extremely important in applications with input signals
having very large peak-to-average ratios such as cellular
basestation receivers. If a very large peak signal arrives
at the LTC6416, the voltages applied to the CLLO and
CLHI pins will determine the minimum and maximum
output swing respectively. Once the input signal returns
to the normal operating range, the LTC6416 returns to
linear operation within 5ns. Both CLLO and CLHI are high
impedance inputs. CLLO has an input impedance of 2.3k,
while CLHI has an input impedance of 4.1k. On a 3.3V
supply, CLLO self-biases to 0.25V while CLHI self-biases
to 2.23V. On a 3.6V supply, CLLO self-biases to 0.265V
while CLHI self-biases to 2.45V. Both CLLO and CLHI pins
should be bypassed with a 0.1μF capacitor as close to the
LTC6416 as possible.
Interfacing the LTC6416 to A/D Converters
The LTC6416 has been specically designed to interface
directly with high speed A/D converters. It is possible
to drive the ADC directly from the LTC6416. In practice,
however, better performance may be obtained by adding
a few external components at the output of the LTC6416.
Figure 5 shows the LTC6416 being driven by a 1:8 trans-
former which provides 9dB of voltage gain while also
performing a single-ended to differential conversion. The
differential outputs of the LTC6416 are lowpass ltered,
then drive the differential inputs of the LTC2208 ADC. In
many applications, an anti-alias lter like this is desir-
able to limit the wideband noise of the amplier. This is
especially true in high performance 16-bit designs. The
minimum recommended network between the LTC6416
and the ADC is simply two 5Ω series resistors, which are
used to help eliminate resonances associated with the
stray capacitance of PCB traces and the stray inductance
of the internal bond wires at the ADC input, and the driver
output pins.
Single-Ended Signals
The LTC6416 has not been designed to convert single-
ended signals to differential signals. A single-ended input
signal can be converted to a differential signal via a balun
connected to the inputs of the LTC6416.
Power Supply Considerations
For best linearity, the LTC6416 should have a positive
supply of V+ = 3.6V. The LTC6416 has an internal edge-trig-
gered supply voltage clamp. The timing mechanism of the
clamp enables the LTC6416 to withstand ESD events. This
internal clamp is also activated by voltage overshoot and
rapid slew rate on the positive supply V+ pin. The LTC6416
should not be hot-plugged into a powered socket. Bypass
capacitors of 680pF and 0.1μF should be placed to the V+
pin, as close as possible to the LTC6416.
相關(guān)PDF資料
PDF描述
76383-302 CONN HEADER 4PS .100 DL R/A GOLD
LTC6416CDDB#TRPBF IC ADC BUFFER 16BIT DIFF 10-DFN
77317-103-08LF BERGSTIK
LTC2052IS#TRPBF IC OP-AMP ZERO-DRIFT QUAD 14SOIC
TLW-131-06-G-D CONN HEADER .100" 62POS DL GOLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LTC6416CDDB-TRPBF 制造商:LINER 制造商全稱:Linear Technology 功能描述:2 GHz Low Noise Differential 16-Bit ADC Buffer
LTC6416IDDB#PBF 制造商:Linear Technology 功能描述:Differiential Amplifier IC 制造商:Linear Technology 功能描述:IC, DIFFERENTIAL AMP, 2GHZ 3.4V/NS DFN10; No. of Amplifiers:1; Input Offset Voltage:5mV; Bandwidth:2GHz; Amplifier Case Style:DFN; No. of Pins:10; Supply Voltage Range:2.7V to 3.9V; Slew Rate:3.4V/ns; Supply Current:42mA ;RoHS Compliant: Yes
LTC6416IDDB#TRMPBF 功能描述:IC DIFF 16BIT BUFFER 10-DFN RoHS:是 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 放大器類型:通用 電路數(shù):4 輸出類型:- 轉(zhuǎn)換速率:0.6 V/µs 增益帶寬積:1MHz -3db帶寬:- 電流 - 輸入偏壓:45nA 電壓 - 輸入偏移:2000µV 電流 - 電源:1.4mA 電流 - 輸出 / 通道:40mA 電壓 - 電源,單路/雙路(±):3 V ~ 32 V,±1.5 V ~ 16 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:14-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:14-TSSOP 包裝:帶卷 (TR) 其它名稱:LM324ADTBR2G-NDLM324ADTBR2GOSTR
LTC6416IDDB#TRPBF 功能描述:IC DIFF 16BIT BUFFER 10-DFN RoHS:是 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標(biāo)準(zhǔn)包裝:50 系列:- 放大器類型:J-FET 電路數(shù):2 輸出類型:- 轉(zhuǎn)換速率:3.5 V/µs 增益帶寬積:1MHz -3db帶寬:- 電流 - 輸入偏壓:30pA 電壓 - 輸入偏移:2000µV 電流 - 電源:200µA 電流 - 輸出 / 通道:- 電壓 - 電源,單路/雙路(±):7 V ~ 36 V,±3.5 V ~ 18 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:8-DIP(0.300",7.62mm) 供應(yīng)商設(shè)備封裝:8-PDIP 包裝:管件
LTC6416IDDB-TRMPBF 制造商:LINER 制造商全稱:Linear Technology 功能描述:2 GHz Low Noise Differential 16-Bit ADC Buffer