參數(shù)資料
型號(hào)： LTC3776
廠商： Linear Technology Corporation
英文描述： 16-Bit Buffer/Driver With 3-State Outputs 48-TVSOP -40 to 85
中文描述： 雙2相，無(wú)檢測(cè)電阻同步控制器用于DDR / QDR存儲(chǔ)器終端
文件頁(yè)數(shù)： 20/28頁(yè)
文件大?。?/td> 429K
代理商： LTC3776
20
LTC3776
3776f
APPLICATIU
Minimum On-Time Considerations
Minimum on-time, t
ON(MIN)
,
is the smallest amount of time
in which the LTC3776 is capable of turning the top P-channel
MOSFET on and then off. It is determined by internal
timing delays and the gate charge required to turn on the
top MOSFET. Low duty cycle and high frequency applica-
tions may approach the minimum on-time limit and care
should be taken to ensure that:
V
f
V
OSC
IN
If the duty cycle falls below what can be accommodated
by the minimum on-time, the LTC3776 will regulate by
overvoltage protection. The minimum on-time for the
LTC3776 is typically about 200ns. However, as the peak
sense voltage (I
L(PEAK)
R
DS(ON)
) decreases, the mini-
mum on-time gradually increases up to about 250ns.
W
U
U
t
ON MIN
(
OUT
)
<
Efficiency Considerations
The efficiency of a switching regulator is equal to the
output power divided by the input power times 100%. It is
often useful to analyze individual losses to determine what
is limiting efficiency and which change would produce the
most improvement. Efficiency can be expressed as:
Efficiency = 100% – (L1 + L2 + L3 + …)
where L1, L2, etc. are the individual losses as a percentage
of input power.
Although all dissipative elements in the circuit produce
losses, five main sources usually account for most of the
losses in LTC3776 circuits: 1) LTC3776 DC bias current,
2) MOSFET gate charge current, 3) I
2
R losses, and
4) transition losses.
1) The V
IN
(pin) current is the DC supply current, given in
the electrical characteristics, excluding MOSFET driver
currents. V
IN
current results in a small loss that in-
creases with V
IN
.
2) MOSFET gate charge current results from switching the
gate capacitance of the power MOSFETs. Each time a
MOSFET gate is switched from low to high to low again,
a packet of charge dQ moves from SENSE
+
to ground.
The resulting dQ/dt is a current out of SENSE
+
, which is
typically much larger than the DC supply current. In
continuous mode, I
GATECHG
= f Q
P
.
3) I
2
R losses are calculated from the DC resistances of the
MOSFETs and inductor. In continuous mode, the aver-
age output current flows through L but is “chopped”
between the top P-channel MOSFET and the bottom
N-channel MOSFET. The MOSFET R
DS(ON)
s multiplied
by duty cycle can be summed with the resistance of L
to obtain I
2
R losses.
4) Transition losses apply to the top external P-channel
MOSFET and increase with higher operating frequen-
cies and input voltages. Transition losses can be esti-
mated from:
Transition Loss = 2 (V
IN
)
2
I
O(MAX)
C
RSS
(f)
Other losses, including C
IN
and C
OUT
ESR dissipative
losses and inductor core losses, generally account for less
than 2% total additional loss.
Checking Transient Response
The regulator loop response can be checked by looking at
the load transient response. Switching regulators take
several cycles to respond to a step in load current. When
a load step occurs, V
OUT
immediately shifts by an amount
equal to (
I
LOAD
)(ESR), where ESR is the effective series
resistance of
COUT
.
I
LOAD
also begins to charge or dis-
charge C
OUT
, which generates a feedback error signal. The
regulator loop then returns V
OUT
to its steady-state value.
During this recovery time, V
OUT
can be monitored for over-
shoot or ringing. OPTI-LOOP compensation allows the
transient response to be optimized over a wide range of
output capacitance and ESR values.
The I
TH
series R
C
-C
C
filter (see Functional Diagram) sets
the dominant pole-zero loop compensation. The I
TH
exter-
nal components shown in the Typical Application on the
front page of this data sheet will provide an adequate
starting point for most applications. The values can be
modified slightly (from 0.2 to 5 times their suggested
values) to optimize transient response once the final PC
layout is done and the particular output capacitor type and
value have been determined. The output capacitors need
to be decided upon because the various types and values
相關(guān)PDF資料
PDF描述
LTC3776EUF Dual 2-Phase, No RSENSE Synchronous Controller for DDR/QDR Memory Termination
LTC3776EGN Dual 2-Phase, No RSENSE Synchronous Controller for DDR/QDR Memory Termination
LTC3780 DIODE SCHOTTKY DUAL ISOLATED 25V 150mW 0.33V-vf 200mA-IFM 2mA-IF 0.5uA-IR SOT-563 3K/REEL
LTC3780IG High Efficiency, Synchronous, 4-Switch Buck-Boost Controller
LTC3780IUH High Efficiency, Synchronous, 4-Switch Buck-Boost Controller
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LTC3776EGN 制造商:Linear Technology 功能描述:DC DC Cntrlr Dual-OUT Sync Step Down 2.75V to 9.8V Input 24-Pin SSOP N
LTC3776EGN#PBF 功能描述:IC CTLR SYNC DUAL 24-SSOP RoHS:是 類(lèi)別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - 專(zhuān)用型 系列:- 標(biāo)準(zhǔn)包裝:2,000 系列:- 應(yīng)用:控制器，DSP 輸入電壓:4.5 V ~ 25 V 輸出數(shù):2 輸出電壓:最低可調(diào)至 1.2V 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:30-TFSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:30-TSSOP 包裝:帶卷 (TR)
LTC3776EGN#TRPBF 功能描述:IC CNTRLR SYNC DUAL 24-SSOP RoHS:是 類(lèi)別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - 專(zhuān)用型 系列:- 標(biāo)準(zhǔn)包裝:43 系列:- 應(yīng)用:控制器，Intel VR11 輸入電壓:5 V ~ 12 V 輸出數(shù):1 輸出電壓:0.5 V ~ 1.6 V 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:48-VFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:48-QFN（7x7） 包裝:管件
LTC3776EGNPBF 制造商:Linear Technology 功能描述:DC-DC Controller Dual Step-Down SSOP24
LTC3776EUF 制造商:Linear Technology 功能描述:DC DC Cntrlr Dual-OUT Sync Step Down 2.75V to 9.8V Input 24-Pin QFN EP
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*