參數(shù)資料
型號: LTC2601
廠商: Linear Technology Corporation
英文描述: 16-/14-/12-Bit Rail-to-Rail DACs in 10-Lead DFN
中文描述: 16/14/12軌到軌DAC的10引腳DFN
文件頁數(shù): 12/16頁
文件大?。?/td> 321K
代理商: LTC2601
12
LTC2601/LTC2611/LTC2621
2601f
OPERATIOU
INPUT WORD (LTC2601)
Because of this, the devices can be addressed and con-
trolled individually by simply concatenating their input
words; the first instruction addresses the last device in the
chain and so forth. The SCK and CS/LD signals are
common to all devices in the series.
In use, CS/LD is first taken low. Then the concatenated
input data is transferred to the chain, using SDI of the first
device as the data input. When the data transfer is com-
plete, CS/LD is taken high, which executes the commands
specified for each of the devices simultaneously. A single
device can be controlled by using the no-operation com-
mand (1111) for the other devices in the chain.
Power-Down Mode
For power-constrained applications, power-down mode
can be used to reduce the supply current whenever the
DAC output is not needed. When in power-down, the
buffer amplifier, bias circuit and reference input is dis-
abled and draws essentially zero current. The DAC output
is put into a high impedance state, and the output pin is
passively pulled to ground through 90k resistors. Input-
and DAC-register contents are not disturbed during power-
down.
The DAC can be put into power-down mode by using
command 0100
b
. The 16-bit data word is ignored. The
supply and reference currents are reduced to almost zero
when the DAC is powered down; the effective resistance at
REF rises accordingly becoming a high impedance input
(typically > 1G
).
Normal operation can be resumed by executing any com-
mand which includes a DAC update, as shown in Table 1
or performing an asynchronous update (LDAC) as de-
scribed in the next section. The DAC is powered up as its
voltage output is updated. When the DAC in powered-
down state is powered up and updated, normal settling is
delayed. The main bias generation circuit block has been
automatically shut down in addition to the DAC amplifier
and reference input and so the power up delay time is 12
μ
s
(for V
CC
= 5V) or 30
μ
s (for V
CC
= 3V).
Asynchronous DAC Update Using LDAC
In addition to the update commands shown in Table 1, the
LDAC pin asynchronously updates the DAC register with
the contents of the input register.
If CS/LD is high, a low on the LDAC pin causes the DAC
register to be updated with the contents of the input
register.
If CS/LD is low, a low going pulse on the LDAC pin before
the rising edge of CS/LD powers up the DAC but does not
cause the output to be updated. If LDAC remains low after
the rising edge of CS/LD, then LDAC is recognized, the
command specified in the 24-bit word just transferred is
executed and the DAC output is updated.
INPUT WORD (LTC2611)
INPUT WORD (LTC2621)
C3
COMMAND
DON’T CARE BITS
DATA (16 BITS)
C2
C1
C0
X
X
X
X
D13
D14
D15
MSB
D12 D11 D10 D9
D8
D7
D6
D5
D4
D3
D2
D1 D0
2601 TBL01
LSB
C3
COMMAND
DON’T CARE BITS
DATA (14 BITS + 2 DON’T CARE BITS)
C2
C1
C0
X
X
X
X
D13 D12 D11 D10 D9
MSB
D8
D7
D6
D5
D4
D3
D2
D1 D0
X
X
2601 TBL02
LSB
C3
COMMAND
DON’T CARE BITS
DATA (12 BITS + 4 DON’T CARE BITS)
C2
C1
C0
X
X
X
X
D11 D10 D9
MSB
D8
D7
D6
D5
D4
D3
D2
D1 D0
X
X
X
X
2601 TBL03
LSB
相關PDF資料
PDF描述
LTC2601CDD 16-/14-/12-Bit Rail-to-Rail DACs in 10-Lead DFN
LTC2601IDD 18-Bit Universal Bus Driver With 3-State Outputs 56-TSSOP -40 to 85
LTC2611CDD 16-/14-/12-Bit Rail-to-Rail DACs in 10-Lead DFN
LTC2621 18-Bit Universal Bus Driver With 3-State Outputs 56-TSSOP -40 to 85
LTC2846 Replaced by SN74ALVCH16901 : 18-Bit Universal Bus Transceiver with Parity Generators/Checkers 64-TSSOP -40 to 85
相關代理商/技術參數(shù)
參數(shù)描述
LTC2601CDD 功能描述:IC DAC 16BIT SGL R-R VOUT 10DFN RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉換器 系列:- 產(chǎn)品培訓模塊:LTC263x 12-, 10-, and 8-Bit VOUT DAC Family 特色產(chǎn)品:LTC2636 - Octal 12-/10-/8-Bit SPI VOUT DACs with 10ppm/°C Reference 標準包裝:91 系列:- 設置時間:4µs 位數(shù):10 數(shù)據(jù)接口:MICROWIRE?,串行,SPI? 轉換器數(shù)目:8 電壓電源:單電源 功率耗散(最大):2.7mW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:14-WFDFN 裸露焊盤 供應商設備封裝:14-DFN-EP(4x3) 包裝:管件 輸出數(shù)目和類型:8 電壓,單極 采樣率(每秒):*
LTC2601CDD#PBF 功能描述:IC DAC 16BIT SGL R-R VOUT 10DFN RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉換器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:50 系列:- 設置時間:4µs 位數(shù):12 數(shù)據(jù)接口:串行 轉換器數(shù)目:2 電壓電源:單電源 功率耗散(最大):- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP,8-MSOP(0.118",3.00mm 寬) 供應商設備封裝:8-uMAX 包裝:管件 輸出數(shù)目和類型:2 電壓,單極 采樣率(每秒):* 產(chǎn)品目錄頁面:1398 (CN2011-ZH PDF)
LTC2601CDD#TR 功能描述:IC DAC 16BIT SGL R-R VOUT 10DFN RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉換器 系列:- 產(chǎn)品培訓模塊:LTC263x 12-, 10-, and 8-Bit VOUT DAC Family 特色產(chǎn)品:LTC2636 - Octal 12-/10-/8-Bit SPI VOUT DACs with 10ppm/°C Reference 標準包裝:91 系列:- 設置時間:4µs 位數(shù):10 數(shù)據(jù)接口:MICROWIRE?,串行,SPI? 轉換器數(shù)目:8 電壓電源:單電源 功率耗散(最大):2.7mW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:14-WFDFN 裸露焊盤 供應商設備封裝:14-DFN-EP(4x3) 包裝:管件 輸出數(shù)目和類型:8 電壓,單極 采樣率(每秒):*
LTC2601CDD#TRPBF 功能描述:IC DAC 16BIT SGL R-R VOUT 10DFN RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉換器 系列:- 產(chǎn)品培訓模塊:LTC263x 12-, 10-, and 8-Bit VOUT DAC Family 特色產(chǎn)品:LTC2636 - Octal 12-/10-/8-Bit SPI VOUT DACs with 10ppm/°C Reference 標準包裝:91 系列:- 設置時間:4µs 位數(shù):10 數(shù)據(jù)接口:MICROWIRE?,串行,SPI? 轉換器數(shù)目:8 電壓電源:單電源 功率耗散(最大):2.7mW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:14-WFDFN 裸露焊盤 供應商設備封裝:14-DFN-EP(4x3) 包裝:管件 輸出數(shù)目和類型:8 電壓,單極 采樣率(每秒):*
LTC2601CDD-1#PBF 功能描述:IC DAC 16BIT R-R 10-DFN RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉換器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:50 系列:- 設置時間:4µs 位數(shù):12 數(shù)據(jù)接口:串行 轉換器數(shù)目:2 電壓電源:單電源 功率耗散(最大):- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP,8-MSOP(0.118",3.00mm 寬) 供應商設備封裝:8-uMAX 包裝:管件 輸出數(shù)目和類型:2 電壓,單極 采樣率(每秒):* 產(chǎn)品目錄頁面:1398 (CN2011-ZH PDF)