參數(shù)資料
型號(hào)： LTC2274CUJ
廠商： LINEAR TECHNOLOGY CORP
元件分類(lèi)： ADC
英文描述： 1-CH 16-BIT PROPRIETARY METHOD ADC, SERIAL ACCESS, PQCC40
封裝： 6 X 6 MM, PLASTIC, QFN-40
文件頁(yè)數(shù)： 15/40頁(yè)
文件大小： 897K
代理商： LTC2274CUJ
LTC2274
22
2274fb
APPLICATIONS INFORMATION
Driving the Encode Inputs
The noise performance of the LTC2274 can depend on
the encode signal quality as much as for the analog input.
The encode inputs are intended to be driven differentially,
primarily for noise immunity from common mode noise
sources. Each input is biased through a 6k resistor to a
1.6V bias. The bias resistors set the DC operating point
for transformer coupled drive circuits and can set the logic
threshold for single-ended drive circuits.
Any noise present on the encode signal will result in ad-
ditional aperture jitter that will be RMS summed with the
inherent ADC aperture jitter.
In applications where jitter is critical (high input frequen-
cies), take the following into consideration:
1. Differential drive should be used.
2. Use as large an amplitude possible. If using trans-
former coupling, use a higher turns ratio to increase the
amplitude.
3. If the ADC is clocked with a xed frequency sinusoidal
signal, lter the encode signal to reduce wideband
noise.
4. Balance the capacitance and series resistance at both
encode inputs such that any coupled noise will appear
at both inputs as common mode noise.
The encode inputs have a common mode range of 1.2V
to VDD. Each input may be driven from ground to VDD for
single-ended drive.
Maximum and Minimum Conversion Rates
The maximum conversion rate is 105Msps for the
LTC2274.
The lower limit of the LTC2274 sample rate is determined
by the PLL minimum operating frequency of 20Msps.
For the ADC to operate properly, the internal CLK signal
should have a 50% duty cycle. A duty cycle stabilizer cir-
cuit has been implemented on chip to facilitate non-50%
ENC duty cycles.
Data Format
The MSBINV pin selects the ADC data format. A low level
selects offset binary format (code 0 corresponds to –FS, and
code 65535 corresponds to +FS). A high level on MSBINV
selects 2’s complement format (code –32768 corresponds
to –FS and code 32767 corresponds to +FS.
Shutdown
A high level on both SHDN pins will shutdown the ADC
and the serial interface and place the chip in a low cur-
rent state.
Internal Dither
The LTC2274 is a 16-bit ADC with a very linear transfer
function; however, at low input levels even slight imperfec-
tions in the transfer function will result in unwanted tones.
Small errors in the transfer function are usually a result
of ADC element mismatches. An optional internal dither
mode can be enabled to randomize the input location on
the ADC transfer curve, resulting in improved SFDR for
low signal levels.
As shown in Figure 11, the output of the sample-and-hold
amplier is summed with the output of a dither DAC. The
dither DAC is driven by a long sequence pseudo-random
number generator; the random number fed to the dither
DAC is also subtracted digitally from the ADC result. If the
dither DAC is precisely calibrated to the ADC, very little
of the dither signal will be seen at the output. The dither
signal that does leak through will appear as white noise.
The dither DAC is calibrated to result in less than 0.5dB
elevation in the noise oor of the ADC, as compared to
the noise oor with dither off.
相關(guān)PDF資料
PDF描述
LTC2274IUJ#TR 1-CH 16-BIT PROPRIETARY METHOD ADC, SERIAL ACCESS, PQCC40
LTC2274IUJ 1-CH 16-BIT PROPRIETARY METHOD ADC, SERIAL ACCESS, PQCC40
LTC2285IUP#3CGPBF PROPRIETARY METHOD ADC, PQCC64
LTC2305CDE#PBF 2-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO12
LTC2305CMS#PBF 2-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO12
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LTC2274CUJ#PBF 制造商:Linear Technology 功能描述:ADC Single Pipelined 105Msps 16-bit Serial 40-Pin QFN EP 制造商:Linear Technology 功能描述:IC ADC 16-BIT 105MSPS 40-QFN 制造商:Linear Technology 功能描述:IC ADC 16BIT 105MSPS QFN-40 制造商:Linear Technology 功能描述:IC, ADC, 16BIT, 105MSPS, QFN-40; Resolution (Bits):16bit; Sampling Rate:105MSPS; Supply Voltage Type:Single; Supply Voltage Min:3.135V; Supply Voltage Max:3.465V; Supply Current:394mA; Digital IC Case Style:QFN; No. of Pins:40 ;RoHS Compliant: Yes
LTC2274CUJ#TRPBF 制造商:Linear Technology 功能描述:ADC Single Pipelined 105Msps 16-bit Serial 40-Pin QFN EP T/R 制造商:Linear Technology 功能描述:IC ADC 16-BIT 105MSPS 40-QFN
LTC2274CUJ-PBF 制造商:LINER 制造商全稱(chēng):Linear Technology 功能描述:16-Bit, 105Msps Serial Output ADC
LTC2274CUJ-TR 制造商:LINER 制造商全稱(chēng):Linear Technology 功能描述:16-Bit, 105Msps Serial Output ADC
LTC2274CUJ-TRPBF 制造商:LINER 制造商全稱(chēng):Linear Technology 功能描述:16-Bit, 105Msps Serial Output ADC
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*