- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄39416 > LTC2272IUJ (LINEAR TECHNOLOGY CORP) 1-CH 16-BIT PROPRIETARY METHOD ADC, SERIAL ACCESS, PQCC40 PDF資料下載
參數(shù)資料
| 型號： | LTC2272IUJ |
| 廠商： | LINEAR TECHNOLOGY CORP |
| 元件分類： | ADC |
| 英文描述： | 1-CH 16-BIT PROPRIETARY METHOD ADC, SERIAL ACCESS, PQCC40 |
| 封裝： | 6 X 6 MM, PLASTIC, QFN-40 |
| 文件頁數(shù)： | 14/44頁 |
| 文件大?。?/td> | 767K |
| 代理商： | LTC2272IUJ |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當(dāng)前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
LTC2273/LTC2272
21
22732fa
APPLICATIONS INFORMATION
CONVERTER OPERATION
The core of the LTC2273/LTC2272 are CMOS pipelined
multi-step converters with a front-end PGA. As shown
in Figure 1, the converter has ve pipelined ADC stages.
A sampled analog input will result in a digitized value
nine clock cycles later (see the Timing Diagram section).
The analog input (AIN+, AIN–) is differential for improved
common mode noise immunity and to maximize the input
range. Additionally, the differential input drive will reduce
even order harmonics of the sample and hold circuit. The
encode clock input (ENC+, ENC–) is also differential for
improved common mode noise immunity.
Each pipelined stage shown in Figure 1 contains an ADC,
a reconstruction DAC, and an error residue amplier. The
function of each stage is to produce a digital representation
of its input voltage along with the resulting analog error
residue. The ADC of each stage provides the quantization,
and the residue is produced by taking the difference between
the input voltage and the output of the reconstruction DAC.
The residue is amplied by the residue amplier and passed
on to the next stage. The successive stages of the pipeline
operate on alternating phases of the clock so that when
odd stages are outputting their residue, the even stages
are acquiring that residue and vice versa.
The pipelined ADC of the LTC2273/LTC2272 has two phases
of operation determined by the state of the differential
ENC+/ENC– input pins. For brevity, the text will refer to
ENC+ greater than ENC– as ENC high and ENC+ less than
ENC– as ENC low.
When ENC is low, the analog input is sampled differentially
onto the input sample-and-hold capacitors, inside the “S/H
& PGA” block of Figure 1. On the rising edge of ENC, the
voltage on the sample capacitors is held. While ENC is
high, the held input voltage is buffered by the S/H amplier
which drives the rst pipelined ADC stage. The rst stage
acquires the output of the S/H amplier during the high
phase of ENC. On the falling edge of ENC, the rst stage
produces its residue which is acquired by the second stage.
The process continues to the end of the pipeline.
Each ADC stage following the rst has additional error
correction range to accommodate ash and amplier offset
errors. Results from all of the ADC stages are digitally
delayed such that the results can be properly combined
in the correction logic before being encoded, serialized,
and sent to the output buffer.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LTC2273CUJ#TR | 1-CH 16-BIT PROPRIETARY METHOD ADC, SERIAL ACCESS, PQCC40 |
| LTC2272CUJ | 1-CH 16-BIT PROPRIETARY METHOD ADC, SERIAL ACCESS, PQCC40 |
| LTC2273CUJ | 1-CH 16-BIT PROPRIETARY METHOD ADC, SERIAL ACCESS, PQCC40 |
| LTC2272IUJ#TR | 1-CH 16-BIT PROPRIETARY METHOD ADC, SERIAL ACCESS, PQCC40 |
| LTC2273IUJ#TR | 1-CH 16-BIT PROPRIETARY METHOD ADC, SERIAL ACCESS, PQCC40 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LTC2272IUJ#PBF | 制造商:Linear Technology 功能描述:IC ADC 16BIT 65MSPS 40-QFN |
| LTC2272IUJ#TRPBF | 制造商:Linear Technology 功能描述:IC ADC 16BIT 65MSPS 40-QFN |
| LTC2272IUJ-PBF | 制造商:LINER 制造商全稱:Linear Technology 功能描述:16-Bit, 80Msps/65Msps Serial Output ADC |
| LTC2272IUJ-TR | 制造商:LINER 制造商全稱:Linear Technology 功能描述:16-Bit, 80Msps/65Msps Serial Output ADC |
| LTC2272IUJ-TRPBF | 制造商:LINER 制造商全稱:Linear Technology 功能描述:16-Bit, 80Msps/65Msps Serial Output ADC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。