- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄296329 > LTC2204CUK#PBF (LINEAR TECHNOLOGY CORP) 16-Bit, 40Msps ADC; Package: QFN; No of Pins: 48; Temperature Range: 0°C to +70°C PDF資料下載
參數(shù)資料
| 型號： | LTC2204CUK#PBF |
| 廠商： | LINEAR TECHNOLOGY CORP |
| 元件分類： | ADC |
| 英文描述： | 16-Bit, 40Msps ADC; Package: QFN; No of Pins: 48; Temperature Range: 0°C to +70°C |
| 中文描述： | 1-CH 16-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQCC48 |
| 封裝： | 7 X 7 MM, LEAD FREE, PLASTIC, MO-220WKKD-2, QFN-48 |
| 文件頁數(shù)： | 9/36頁 |
| 文件大?。?/td> | 1367K |
| 代理商： | LTC2204CUK#PBF |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
LTC2205/LTC2204
17
22054fc
OVDD (Pins 24, 25, 36, 37): Positive Supply for the
Output Drivers. Bypass to ground with 0.1μF ceramic
chip capacitors.
CLKOUT– (Pin 29): Data Valid Output. CLKOUT– will toggle
at the sample rate. Latch the data on the falling edge of
CLKOUT–.
CLKOUT+ (Pin 30): Inverted Data Valid Output. CLKOUT+
will toggle at the sample rate. Latch the data on the rising
edge of CLKOUT+.
OF (Pin 43): Over/Under Flow Digital Output. OF is high
when an over or under ow has occurred.
OE (Pin 44): Output Enable Pin. Low enables the digital
output drivers. High puts digital outputs in Hi-Z state.
MODE (Pin 45): Output Format and Clock Duty Cycle
Stabilizer Selection Pin. Connecting MODE to 0V selects
offset binary output format and disables the clock duty cycle
stabilizer. Connecting MODE to 1/3VDDselectsoffsetbinary
output format and enables the clock duty cycle stabilizer.
Connecting MODE to 2/3VDD selects 2’s complement
output format and enables the clock duty cycle stabilizer.
Connecting MODE to VDD selects 2’s complement output
format and disables the clock duty cycle stabilizer.
RAND (Pin 46): Digital Output Randomization Selection
Pin. RAND low results in normal operation. RAND high
selects D1-D15 to be EXCLUSIVE-ORed with D0 (the
LSB). The output can be decoded by again applying an
XOR operation between the LSB and all other bits. This
mode of operation reduces the effects of digital output
interference.
PGA (Pin 47): Programmable Gain Amplier Control Pin.
Low selects a front-end gain of 1, input range of 2.25VP-P.
High selects a front-end gain of 1.5, input range of 1.5VP-P.
GND (Exposed Pad, Pin 49): ADC Power Ground. The
exposed pad on the bottom of the package must be
soldered to ground.
SENSE (Pin 1): Reference Mode Select and External
Reference Input. Tie SENSE to VDD to select the internal
2.5V bandgap reference. An external reference of 2.5V or
1.25V may be used; both reference values will set a full
scale ADC range of 2.25V (PGA = 0).
VCM(Pin2):1.25VOutput.Optimumvoltageforinputcom-
mon mode. Must be bypassed to ground with a minimum
of 2.2μF. Ceramic chip capacitors are recommended.
VDD (Pins 3, 4, 12, 13, 14): 3.3V Analog Supply Pin.
Bypass to GND with 0.1μF ceramic chip capacitors.
GND (Pins 5, 8, 11, 15, 48, 49): ADC Power Ground.
AIN+ (Pin 6): Positive Differential Analog Input.
AIN– (Pin 7): Negative Differential Analog Input.
ENC+ (Pin 9): Positive Differential Encode Input. The
sampled analog input is held on the rising edge of ENC+.
Internally biased to 1.6V through a 6.2kΩ resistor. Output
data can be latched on the rising edge of ENC+.
ENC– (Pin 10): Negative Differential Encode Input. The
sampled analog input is held on the falling edge of ENC–.
Internally biased to 1.6V through a 6.2kΩ resistor. By-
pass to ground with a 0.1μF capacitor for a single-ended
Encode signal.
SHDN (Pin 16): Power Shutdown Pin. SHDN = low results
in normal operation. SHDN = high results in powered down
analog circuitry and the digital outputs placed in a high
impedance state.
DITH (Pin 17): Internal Dither Enable Pin. DITH = low
disables internal dither. DITH = high enables internal
dither. Refer to Internal Dither section of this data sheet
for details on dither operation.
D0-D15 (Pins 18-22, 26-28, 32-35 and 39-42): Digital
Outputs. D15 is the MSB.
OGND (Pins 23, 31 and 38): Output Driver Ground.
PIN FUNCTIONS
相關PDF資料 |
PDF描述 |
|---|---|
| LTC2204CUK#TRPBF | 16-Bit, 40Msps ADC; Package: QFN; No of Pins: 48; Temperature Range: 0°C to +70°C |
| LTC2204IUK#PBF | 16-Bit, 40Msps ADC; Package: QFN; No of Pins: 48; Temperature Range: -40°C to +85°C |
| LTC2204IUK#TRPBF | 16-Bit, 40Msps ADC; Package: QFN; No of Pins: 48; Temperature Range: -40°C to +85°C |
| LTC2205CUK#PBF | 16-Bit, 65Msps ADC; Package: QFN; No of Pins: 48; Temperature Range: 0°C to +70°C |
| LTC2205CUK#TRPBF | 16-Bit, 65Msps ADC; Package: QFN; No of Pins: 48; Temperature Range: 0°C to +70°C |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| LTC2204CUK-TR | 制造商:LINER 制造商全稱:Linear Technology 功能描述:16-Bit, 65Msps/40Msps |
| LTC2204CUK-TRPBF | 制造商:LINER 制造商全稱:Linear Technology 功能描述:16-Bit, 65Msps/40Msps |
| LTC2204IUK | 制造商:Linear Technology 功能描述:ADC Single Pipelined 40Msps 16-bit Parallel 48-Pin QFN EP 制造商:Linear Technology 功能描述:MS-ADC/High Speed, 16-bit, 40Msps ADC |
| LTC2204IUK#PBF | 制造商:Linear Technology 功能描述:ADC Single Pipelined 40Msps 16-bit Parallel 48-Pin QFN EP 制造商:Linear Technology 功能描述:Single ADC Pipelined 40Msps 16-bit Parallel 48-Pin QFN EP 制造商:Linear Technology 功能描述:IC ADC 16-BIT 40MSPS 48-QFN 制造商:Linear Technology 功能描述:ADC 16BIT 40MSPS 48QFN 制造商:Linear Technology 功能描述:ADC, 16BIT, 40MSPS, 48QFN 制造商:Linear Technology 功能描述:MS-ADC/High Speed, 16-bit, 40Msps ADC 制造商:Linear Technology 功能描述:IC, ADC, 16BIT, 40MSPS, QFN-48, Resolution (Bits):16bit, Sampling Rate:45MSPS, Supply Voltage Type:Single, Supply Voltage Min:3.135V, Supply Voltage Max:3.465V, Supply Current:145mA, Digital IC Case Style:QFN, No. of Pins:48 , RoHS Compliant: Yes |
| LTC2204IUK#TRPBF | 制造商:Linear Technology 功能描述:ADC Single Pipelined 40Msps 16-bit Parallel 48-Pin QFN EP T/R 制造商:Linear Technology 功能描述:IC ADC 16-BIT 40MSPS 48-QFN |
發(fā)布緊急采購，3分鐘左右您將得到回復。