- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10030 > LTC2173CUKG-14#PBF (Linear Technology)IC ADC 14BIT SER 80MSPS 52-QFN PDF資料下載
參數(shù)資料
| 型號： | LTC2173CUKG-14#PBF |
| 廠商： | Linear Technology |
| 文件頁數(shù)： | 8/34頁 |
| 文件大小： | 0K |
| 描述： | IC ADC 14BIT SER 80MSPS 52-QFN |
| 標(biāo)準(zhǔn)包裝： | 45 |
| 位數(shù)： | 14 |
| 采樣率（每秒）： | 80M |
| 數(shù)據(jù)接口： | Serial LVDS |
| 轉(zhuǎn)換器數(shù)目： | 4 |
| 功率耗散（最大）： | 454mW |
| 電壓電源： | 單電源 |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 52-WFQFN 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 52-QFN（7x8） |
| 包裝： | 管件 |
| 輸入數(shù)目和類型： | 2 Differential; 2 Single-Ended |
| 配用： | DC1371A-ND - BOARD USB DATA ACQUISITION HS |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當(dāng)前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁
LTC2175-14/
LTC2174-14/LTC2173-14
16
21754314fa
pin FuncTions
AIN1+ (Pin 1): Channel 1 Positive Differential Analog
Input.
AIN1–(Pin2):Channel1NegativeDifferentialAnalogInput.
VCM12 (Pin 3): Common Mode Bias Output, Nominally
Equal to VDD/2. VCM should be used to bias the common
mode of the analog inputs of channels 1 and 2. Bypass
to ground with a 0.1F ceramic capacitor.
AIN2+ (Pin 4): Channel 2 Positive Differential Analog
Input.
AIN2–(Pin5):Channel2NegativeDifferentialAnalogInput.
REFH (Pins 6,7): ADC High Reference. Bypass to pins 8, 9
with a 2.2F ceramic capacitor and to ground with a 0.1F
ceramic capacitor.
REFL (Pins 8,9): ADC Low Reference. Bypass to pins 6, 7
with a 2.2F ceramic capacitor and to ground with a 0.1F
ceramic capacitor.
AIN3+(Pin10):Channel3PositiveDifferentialAnalogInput.
AIN3–(Pin11):Channel3NegativeDifferentialAnalogInput.
VCM34 (Pin 12): Common Mode Bias Output, Nominally
Equal to VDD/2. VCM should be used to bias the common
mode of the analog inputs of channels 3 and 4. Bypass
to ground with a 0.1F ceramic capacitor.
AIN4+(Pin13):Channel4PositiveDifferentialAnalogInput.
AIN4–(Pin14):Channel4NegativeDifferentialAnalogInput.
VDD (Pins 15, 16, 51, 52): 1.8V Analog Power Supply.
Bypass to ground with 0.1F ceramic capacitors. Adjacent
pins can share a bypass capacitor.
ENC+ (Pin 17): Encode Input. Conversion starts on the
rising edge.
ENC– (Pin 18): Encode Complement Input. Conversion
starts on the falling edge.
CS (Pin 19): In serial programming mode, (PAR/SER =
0V), CS is the serial interface chip select input. When CS is
low, SCK is enabled for shifting data on SDI into the mode
controlregisters.Intheparallelprogrammingmode(PAR/
SER = VDD), CS selects 2-lane or 1-lane output mode. CS
can be driven with 1.8V to 3.3V logic.
SCK (Pin 20): In serial programming mode, (PAR/SER =
0V), SCK is the serial interface clock input. In the parallel
programming mode (PAR/SER = VDD), SCK selects 3.5mA
or 1.75mA LVDS output currents. SCK can be driven with
1.8V to 3.3V logic.
SDI (Pin 21): In serial programming mode, (PAR/SER =
0V), SDI is the serial interface data Input. Data on SDI is
clocked into the mode control registers on the rising edge
of SCK. In the parallel programming mode (PAR/SER =
VDD), SDI can be used to power down the part. SDI can
be driven with 1.8V to 3.3V logic.
GND (Pins 22, 45, 49): ADC Power Ground.
OGND (Pin 33): Output Driver Ground. Must be shorted
to the ground plane by a very low inductance path. Use
multiple vias close to the pin.
OVDD (Pin 34): Output Driver Supply. Bypass to ground
with a 0.1F ceramic capacitor.
SDO (Pin 46): In serial programming mode, (PAR/SER
= 0V), SDO is the optional serial interface data output.
Data on SDO is read back from the mode control regis-
ters and can be latched on the falling edge of SCK. SDO
is an open-drain NMOS output that requires an external
2k pull-up resistor to 1.8V – 3.3V. If read back from the
mode control registers is not needed, the pull-up resistor
is not necessary and SDO can be left unconnected. In the
parallel programming mode (PAR/SER = VDD), SDO is an
input that enables internal 100 termination resistors on
the digital outputs. When used as an input, SDO can be
driven with 1.8V to 3.3V logic through a 1k series resistor.
PAR/SER (Pin 47): Programming Mode Selection Pin.
Connecttogroundtoenabletheserialprogrammingmode.
CS, SCK, SDI, SDO become a serial interface that control
the A/D operating modes. Connect to VDD to enable the
parallel programming mode where CS, SCK, SDI, SDO
become parallel logic inputs that control a reduced set of
the A/D operating modes. PAR/SER should be connected
directly to ground or the VDD of the part and not be driven
by a logic signal.
VREF(Pin48):ReferenceVoltageOutput.Bypasstoground
with a 1F ceramic capacitor, nominally 1.25V.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-J1Z-EY-S | CONVERTER MOD DC/DC 2V 20W |
| VI-25B-MX-F4 | CONVERTER MOD DC/DC 95V 75W |
| AD1555APZRL | IC ADC PGA 24BIT LN 28-PLCC |
| MS27466T23F55SB | CONN RCPT 55POS WALL MT W/SCKT |
| VI-26M-MX-F4 | CONVERTER MOD DC/DC 10V 75W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LTC2173CUKG-14TRPBF | 制造商:LINER 制造商全稱:Linear Technology 功能描述:14-Bit, 125Msps/105Msps/80Msps Low Power Quad ADCs |
| LTC2173IUKG-12#PBF | 功能描述:IC ADC 12BIT SER 80MSPS 52-QFN RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關(guān)文件:TSA1204 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):12 采樣率（每秒）:20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個單端，單極；2 個差分，單極 產(chǎn)品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6 |
| LTC2173IUKG-12#PBF | 制造商:Linear Technology 功能描述:IC ADC 12BIT 80MSPS QFN-52 制造商:Linear Technology 功能描述:IC, ADC, 12BIT, 80MSPS, QFN-52 |
| LTC2173IUKG-12#TRPBF | 功能描述:IC ADC 12BIT 80MSPS QUAD 52QFN RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端，雙極 |
| LTC2173IUKG-14 | 制造商:LINER 制造商全稱:Linear Technology 功能描述:14-Bit, 125Msps/105Msps/80Msps Low Power Quad ADCs |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。