參數(shù)資料
型號(hào): LTC2173CUKG-14#PBF
廠商: Linear Technology
文件頁(yè)數(shù): 19/34頁(yè)
文件大?。?/td> 0K
描述: IC ADC 14BIT SER 80MSPS 52-QFN
標(biāo)準(zhǔn)包裝: 45
位數(shù): 14
采樣率(每秒): 80M
數(shù)據(jù)接口: Serial LVDS
轉(zhuǎn)換器數(shù)目: 4
功率耗散(最大): 454mW
電壓電源: 單電源
工作溫度: 0°C ~ 70°C
安裝類型: 表面貼裝
封裝/外殼: 52-WFQFN 裸露焊盤
供應(yīng)商設(shè)備封裝: 52-QFN(7x8)
包裝: 管件
輸入數(shù)目和類型: 2 Differential; 2 Single-Ended
配用: DC1371A-ND - BOARD USB DATA ACQUISITION HS
LTC2175-14/
LTC2174-14/LTC2173-14
26
21754314fa
applicaTions inForMaTion
Table 4. Serial Programming Mode Register Map (PAR/SER = GND)
REGISTER A0: RESET REGISTER (ADDRESS 00h)
D7
D6
D5
D4
D3
D2
D1
D0
RESET
X
Bit 7
RESET
Software Reset Bit
0 = Not Used
1 = Software Reset. All Mode Control Registers are Reset to 00h. The ADC is Momentarily Placed in SLEEP Mode.
This Bit is Automatically Set Back to Zero at the End of the SPI Write Command.
The Reset Register is Write Only.
Bits 6-0
Unused, Don’t Care Bits.
REGISTER A1: FORMAT AND POWER-DOWN REGISTER (ADDRESS 01h)
D7
D6
D5
D4
D3
D2
D1
D0
DCSOFF
RAND
TWOSCOMP
SLEEP
NAP_4
NAP_3
NAP_2
NAP_1
Bit 7
DCSOFF
Clock Duty Cycle Stabilizer Bit
0 = Clock Duty Cycle Stabilizer On
1 = Clock Duty Cycle Stabilizer Off. This is Not Recommended.
Bit 6
RAND
Data Output Randomizer Mode Control Bit
0 = Data Output Randomizer Mode Off
1 = Data Output Randomizer Mode On
then SDO can be left floating and no pull-up resistor is
needed.Table4showsamapofthemodecontrolregisters.
Software Reset
If serial programming is used, the mode control registers
shouldbeprogrammedassoonaspossibleafterthepower
supplies turn on and are stable. The first serial command
must be a software reset which will reset all register data
bits to logic 0. To perform a software reset, bit D7 in the
reset register is written with a logic 1. After the reset SPI
write command is complete, bit D7 is automatically set
back to zero.
GROUNDING AND BYPASSING
The LTC2175-14/LTC2174-14/LTC2173-14 requires a
printed circuit board with a clean unbroken ground plane.
A multilayer board with an internal ground plane in the
first layer beneath the ADC is recommended. Layout for
the printed circuit board should ensure that digital and
analog signal lines are separated as much as possible. In
particular, care should be taken not to run any digital track
alongside an analog signal track or underneath the ADC.
High quality ceramic bypass capacitors should be used
at the VDD, OVDD, VCM, VREF, REFH and REFL pins. By-
pass capacitors must be located as close to the pins as
possible. Of particular importance is the 0.1F capacitor
between REFH and REFL. This capacitor should be on the
same side of the circuit board as the A/D, and as close to
the device as possible (1.5mm or less). Size 0402 ceramic
capacitors are recommended. The larger 2.2F capacitor
between REFH and REFL can be somewhat further away.
Thetracesconnectingthepinsandbypasscapacitorsmust
be kept short and should be made as wide as possible.
The analog inputs, encode signals, and digital outputs
should not be routed next to each other. Ground fill and
grounded vias should be used as barriers to isolate these
signals from each other.
HEAT TRANSFER
MostoftheheatgeneratedbytheLTC2175-14/LTC2174-14/
LTC2173-14istransferredfromthediethroughthebottom-
sideExposedPadandpackageleadsontotheprintedcircuit
board. For good electrical and thermal performance, the
Exposed Pad must be soldered to a large grounded pad
on the PC board. This pad should be connected to the
internal ground planes by an array of vias.
相關(guān)PDF資料
PDF描述
VI-J1Z-EY-S CONVERTER MOD DC/DC 2V 20W
VI-25B-MX-F4 CONVERTER MOD DC/DC 95V 75W
AD1555APZRL IC ADC PGA 24BIT LN 28-PLCC
MS27466T23F55SB CONN RCPT 55POS WALL MT W/SCKT
VI-26M-MX-F4 CONVERTER MOD DC/DC 10V 75W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LTC2173CUKG-14TRPBF 制造商:LINER 制造商全稱:Linear Technology 功能描述:14-Bit, 125Msps/105Msps/80Msps Low Power Quad ADCs
LTC2173IUKG-12#PBF 功能描述:IC ADC 12BIT SER 80MSPS 52-QFN RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關(guān)文件:TSA1204 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):12 采樣率(每秒):20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散(最大):155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP(7x7) 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個(gè)單端,單極;2 個(gè)差分,單極 產(chǎn)品目錄頁(yè)面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6
LTC2173IUKG-12#PBF 制造商:Linear Technology 功能描述:IC ADC 12BIT 80MSPS QFN-52 制造商:Linear Technology 功能描述:IC, ADC, 12BIT, 80MSPS, QFN-52
LTC2173IUKG-12#TRPBF 功能描述:IC ADC 12BIT 80MSPS QUAD 52QFN RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率(每秒):83k 數(shù)據(jù)接口:串行,并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP(0.600",15.24mm) 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個(gè)單端,雙極
LTC2173IUKG-14 制造商:LINER 制造商全稱:Linear Technology 功能描述:14-Bit, 125Msps/105Msps/80Msps Low Power Quad ADCs