- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄39412 > LTC2171CUKG-14#PBF (LINEAR TECHNOLOGY CORP) 4-CH 14-BIT PROPRIETARY METHOD ADC, SERIAL ACCESS, PQCC52 PDF資料下載
參數(shù)資料
| 型號： | LTC2171CUKG-14#PBF |
| 廠商： | LINEAR TECHNOLOGY CORP |
| 元件分類： | ADC |
| 英文描述： | 4-CH 14-BIT PROPRIETARY METHOD ADC, SERIAL ACCESS, PQCC52 |
| 封裝： | 7 X 8 MM, LEAD FREE, PLASTIC, QFN-52 |
| 文件頁數(shù)： | 9/34頁 |
| 文件大?。?/td> | 1515K |
| 代理商： | LTC2171CUKG-14#PBF |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁
LTC2172-14/
LTC2171-14/LTC2170-14
17
21721014fb
AIN1+ (Pin 1): Channel 1 Positive Differential Analog
Input.
AIN1– (Pin 2): Channel 1 Negative Differential Analog
Input.
VCM12 (Pin 3): Common Mode Bias Output, Nominally
Equal to VDD/2. VCM should be used to bias the common
mode of the analog inputs of channels 1 and 2. Bypass
to ground with a 0.1F ceramic capacitor.
AIN2+ (Pin 4): Channel 2 Positive Differential Analog
Input.
AIN2– (Pin 5): Channel 2 Negative Differential Analog
Input.
REFH (Pins 6, 7): ADC High Reference. Bypass to Pin 8
and Pin 9 with a 2.2F ceramic capacitor, and to ground
with a 0.1F ceramic capacitor.
REFL (Pins 8, 9): ADC Low Reference. Bypass to Pin 6
and Pin 7 with a 2.2F ceramic capacitor, and to ground
with a 0.1F ceramic capacitor.
AIN3+ (Pin 10): Channel 3 Positive Differential Analog
Input.
AIN3– (Pin 11): Channel 3 Negative Differential Analog
Input.
VCM34 (Pin 12): Common Mode Bias Output, Nominally
Equal to VDD/2. VCM should be used to bias the common
mode of the analog inputs of channels 3 and 4. Bypass
to ground with a 0.1F ceramic capacitor.
AIN4+ (Pin 13): Channel 4 Positive Differential Analog
Input.
AIN4– (Pin 14): Channel 4 Negative Differential Analog
Input.
VDD (Pins 15, 16, 51, 52): 1.8V Analog Power Supply.
Bypass to ground with 0.1F ceramic capacitors. Adjacent
pins can share a bypass capacitor.
ENC+ (Pin 17): Encode Input. Conversion starts on the
rising edge.
ENC– (Pin 18): Encode Complement Input. Conversion
starts on the falling edge.
CS(Pin19):Inserialprogrammingmode(PAR/SER=0V),
CS is the serial interface chip select input. When CS is low,
SCK is enabled for shifting data on SDI into the mode
controlregisters.Inparallelprogrammingmode(PAR/SER
= VDD), CS selects two-lane or one-lane output mode. CS
can be driven with 1.8V to 3.3V logic.
SCK (Pin 20): In serial programming mode (PAR/SER
= 0V), SCK is the serial interface clock input. In parallel
programming mode (PAR/SER = VDD),SCKselects3.5mA
or 1.75mA LVDS output currents. SCK can be driven with
1.8V to 3.3V logic.
SDI (Pin 21): In serial programming mode (PAR/SER =
0V), SDI is the serial interface data input. Data on SDI
is clocked into the mode control registers on the rising
edge of SCK. In parallel programming mode (PAR/SER =
VDD), SDI can be used to power down the part. SDI can
be driven with 1.8V to 3.3V logic.
GND (Pins 22, 45, 49, Exposed Pad Pin 53): ADC Power
Ground. The exposed pad must be soldered to the PCB
ground.
OGND (Pin 33): Output Driver Ground. Must be shorted
to the ground plane by a very low inductance path. Use
multiple vias close to the pin.
OVDD (Pin 34): Output Driver Supply. Bypass to ground
with a 0.1F ceramic capacitor.
SDO (Pin 46): In serial programming mode (PAR/SER
= 0V), SDO is the optional serial interface data output.
Data on SDO is read back from the mode control registers
and can be latched on the falling edge of SCK. SDO is
an open-drain N-channel MOSFET output that requires
an external 2k pull-up resistor of 1.8V to 3.3V. If read-
back from the mode control registers is not needed,
the pull-up resistor is not necessary and SDO can be
left unconnected. In parallel programming mode (PAR/
SER = VDD), SDO is an input that enables internal 100
termination resistors on the digital outputs. When used
as an input, SDO can be driven with 1.8V to 3.3V logic
through a 1k series resistor.
pin FuncTions
相關PDF資料 |
PDF描述 |
|---|---|
| LTC2172CUKG-14#TRPBF | 4-CH 14-BIT PROPRIETARY METHOD ADC, SERIAL ACCESS, PQCC52 |
| LTC2170CUKG-14#TRPBF | 4-CH 14-BIT PROPRIETARY METHOD ADC, SERIAL ACCESS, PQCC52 |
| LTC2171IUKG-14#PBF | 4-CH 14-BIT PROPRIETARY METHOD ADC, SERIAL ACCESS, PQCC52 |
| LTC2170IUKG-14#PBF | 4-CH 14-BIT PROPRIETARY METHOD ADC, SERIAL ACCESS, PQCC52 |
| LTC2171CUKG-14#TRPBF | 4-CH 14-BIT PROPRIETARY METHOD ADC, SERIAL ACCESS, PQCC52 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| LTC2171CUKG-14TRPBF | 制造商:LINER 制造商全稱:Linear Technology 功能描述:14-Bit, 65Msps/40Msps/25Msps Low Power Quad ADCs |
| LTC2171IUKG-12#PBF | 功能描述:IC ADC 12BIT SER/PAR 40M 52-QFN RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉換器 系列:- 其它有關文件:TSA1204 View All Specifications 標準包裝:1 系列:- 位數(shù):12 采樣率（每秒）:20M 數(shù)據(jù)接口:并聯(lián) 轉換器數(shù)目:2 功率耗散（最大）:155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應商設備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個單端，單極；2 個差分，單極 產(chǎn)品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6 |
| LTC2171IUKG-12#PBF | 制造商:Linear Technology 功能描述:IC ADC 12BIT 40MSPS QFN-52 |
| LTC2171IUKG-12#TRPBF | 功能描述:IC ADC 12BIT SER/PAR 40M 52-QFN RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉換器 系列:- 標準包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應商設備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端，雙極 |
| LTC2171IUKG-12PBF | 制造商:LINER 制造商全稱:Linear Technology 功能描述:12-Bit, 65Msps/40Msps/25Msps Low Power Quad ADCs |
發(fā)布緊急采購，3分鐘左右您將得到回復。