參數(shù)資料
型號: LTC2171CUKG-14#PBF
廠商: LINEAR TECHNOLOGY CORP
元件分類: ADC
英文描述: 4-CH 14-BIT PROPRIETARY METHOD ADC, SERIAL ACCESS, PQCC52
封裝: 7 X 8 MM, LEAD FREE, PLASTIC, QFN-52
文件頁數(shù): 19/34頁
文件大?。?/td> 1515K
代理商: LTC2171CUKG-14#PBF
LTC2172-14/
LTC2171-14/LTC2170-14
26
21721014fb
applicaTions inForMaTion
The first bit of the 16-bit input word is the R/W bit. The
next seven bits are the address of the register (A6:A0).
The final eight bits are the register data (D7:D0).
If the R/W bit is low, the serial data (D7:D0) will be
written to the register set by the address bits (A6:A0).
If the R/W bit is high, data in the register set by the
address bits (A6:A0) will be read back on the SDO pin
(see the Timing Diagrams section). During a readback
command the register is not updated and data on SDI
is ignored.
The SDO pin is an open-drain output that pulls to ground
with a 200 impedance. If register data is read back
through SDO, an external 2k pull-up resistor is required.
If serial data is only written and readback is not needed,
then SDO can be left floating and no pull-up resistor is
needed.Table4showsamapofthemodecontrolregisters.
Software Reset
If serial programming is used, the mode control registers
shouldbeprogrammedassoonaspossibleafterthepower
supplies turn on and are stable. The first serial command
must be a software reset which will reset all register data
bits to logic 0. To perform a software reset, bit D7 in the
reset register is written with a logic 1. After the reset SPI
write command is complete, bit D7 is automatically set
back to zero.
Table 4. Serial Programming Mode Register Map (PAR/SER = GND)
REGISTER A0: RESET REGISTER (ADDRESS 00h)
D7
D6
D5
D4
D3
D2
D1
D0
RESET
X
Bit 7
RESET
Software Reset Bit
0 = Not Used
1 = Software Reset. All Mode Control Registers Are Reset to 00h. The ADC is momentarily placed in SLEEP mode. This bit is
automatically set back to zero after the reset is complete at the end of the SPI write command. The reset register is write only.
Bits 6-0
Unused, Don’t Care Bits.
REGISTER A1: POWER-DOWN REGISTER (ADDRESS 01h)
D7
D6
D5
D4
D3
D2
D1
D0
DCSOFF
RAND
TWOSCOMP
SLEEP
NAP_4
NAP_3
NAP_2
NAP_1
Bit 7
DCSOFF
Clock Duty Cycle Stabilizer Bit
0 = Clock Duty Cycle Stabilizer On
1 = Clock Duty Cycle Stabilizer Off. This is Not Recommended.
Bit 6
RAND
Data Output Randomizer Mode Control Bit
0 = Data Output Randomizer Mode Off
1 = Data Output Randomizer Mode On
Bit 5
TWOSCOMP
Two’s Complement Mode Control Bit
0 = Offset Binary Data Format
1 = Two’s Complement Data Format
Bits 4-0
SLEEP:NAP_4:NAP_1
Sleep/Nap Mode Control Bits
00000 = Normal Operation
0XXX1 = Channel 1 in Nap Mode
0XX1X = Channel 2 in Nap Mode
0X1XX = Channel 3 in Nap Mode
01XXX = Channel 4 in Nap Mode
1XXXX = Sleep Mode. All Channels Are Disabled
Note: Any Combination of Channels Can Be Placed in Nap Mode.
相關(guān)PDF資料
PDF描述
LTC2172CUKG-14#TRPBF 4-CH 14-BIT PROPRIETARY METHOD ADC, SERIAL ACCESS, PQCC52
LTC2170CUKG-14#TRPBF 4-CH 14-BIT PROPRIETARY METHOD ADC, SERIAL ACCESS, PQCC52
LTC2171IUKG-14#PBF 4-CH 14-BIT PROPRIETARY METHOD ADC, SERIAL ACCESS, PQCC52
LTC2170IUKG-14#PBF 4-CH 14-BIT PROPRIETARY METHOD ADC, SERIAL ACCESS, PQCC52
LTC2171CUKG-14#TRPBF 4-CH 14-BIT PROPRIETARY METHOD ADC, SERIAL ACCESS, PQCC52
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LTC2171CUKG-14TRPBF 制造商:LINER 制造商全稱:Linear Technology 功能描述:14-Bit, 65Msps/40Msps/25Msps Low Power Quad ADCs
LTC2171IUKG-12#PBF 功能描述:IC ADC 12BIT SER/PAR 40M 52-QFN RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關(guān)文件:TSA1204 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):12 采樣率(每秒):20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散(最大):155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP(7x7) 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個單端,單極;2 個差分,單極 產(chǎn)品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6
LTC2171IUKG-12#PBF 制造商:Linear Technology 功能描述:IC ADC 12BIT 40MSPS QFN-52
LTC2171IUKG-12#TRPBF 功能描述:IC ADC 12BIT SER/PAR 40M 52-QFN RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率(每秒):83k 數(shù)據(jù)接口:串行,并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP(0.600",15.24mm) 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端,雙極
LTC2171IUKG-12PBF 制造商:LINER 制造商全稱:Linear Technology 功能描述:12-Bit, 65Msps/40Msps/25Msps Low Power Quad ADCs