參數(shù)資料
型號(hào): LTC2152IUP-14#PBF
廠商: LINEAR TECHNOLOGY CORP
元件分類(lèi): ADC
英文描述: 1-CH 14-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQCC40
封裝: 6 X 6 MM, LEAD FREE, PLASTIC, QFN-40
文件頁(yè)數(shù): 16/32頁(yè)
文件大?。?/td> 4005K
代理商: LTC2152IUP-14#PBF
23
21521014p
LTC2152-14/
LTC2151-14/LTC2150-14
Figure 12. Functional Equivalent of Digital Output Randomizer
Figure 13. Unrandomizing for Randomized
Digital Output Signal
APPLICATIONS INFORMATION
DATA FORMAT
Table 1 shows the relationship between the analog input
voltage, the digital data output bits and the overflow bit.
By default the output data format is offset binary. The 2’s
complement format can be selected by serially program-
ming mode control register A4.
Table 1. Output Codes vs Input Voltage
AIN+ – AIN–
(1.5V Range)
OF
D13-D0
(OFFSET BINARY)
D13-D0
(2’s COMPLEMENT)
>0.75 V
+0.75V
+0.749908V
1
0
11 1111 1111 1111
11 1111 1111 1110
01 1111 1111 1111
01 1111 1111 1110
+0.0000915V
+0.000000V
–0.0000915V
–0.0001831V
0
10 0000 0000 0001
10 0000 0000 0000
01 1111 1111 1111
01 1111 1111 1110
00 0000 0000 0001
00 0000 0000 0000
11 1111 1111 1111
11 1111 1111 1110
–0.7499084V
–0.75V
< –0.75V
0
1
00 0000 0000 0001
00 0000 0000 0000
10 0000 0000 0001
10 0000 0000 0000
Digital Output Randomizer
Interference from the A/D digital outputs is sometimes
unavoidable.Digitalinterferencemaybefromcapacitiveor
inductive coupling or coupling through the ground plane.
Even a tiny coupling factor can cause unwanted tones
in the ADC output spectrum. By randomizing the digital
output before it is transmitted off-chip, these unwanted
tones can be randomized, which reduces the unwanted
tone amplitude.
The digital output is randomized by applying an exclu-
sive-OR logic operation between the LSB and all other
data output bits. To decode, the reverse operation is
applied—an exclusive-OR operation is applied between
the LSB and all other bits. The LSB, OF and CLKOUT out-
puts are not affected. The output randomizer is enabled
by serially programming mode control register A4.
CLKOUT
OF
D13/D0
D12/D0
D1/D0
D0
21521014 F12
OF
D13
D12
D1
D0
RANDOMIZER
ON
D13
FPGA
PC BOARD
D12
D1
D0
21521014 F13
D0
D1/D0
D12/D0
D13/D0
OF
CLKOUT
LTC215X-14
相關(guān)PDF資料
PDF描述
LTC2150CUP-14#TRPBF 1-CH 14-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQCC40
LTC2152CUP-14#TRPBF 1-CH 14-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQCC40
LTC2150CUP-14#PBF 1-CH 14-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQCC40
LTC2151CUP-14#TRPBF 1-CH 14-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQCC40
LTC2157CUP-14#PBF 2-CH 14-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQCC64
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LTC2153-14 制造商:LINER 制造商全稱(chēng):Linear Technology 功能描述:300MHz to 4GHz Active Downconverting Mixer
LTC2153CUJ-14#PBF 功能描述:IC ADC 14BIT DUAL 310MSPS 40QFN RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:250 系列:- 位數(shù):12 采樣率(每秒):1.8M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):1.82W 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:48-LQFP 供應(yīng)商設(shè)備封裝:48-LQFP(7x7) 包裝:管件 輸入數(shù)目和類(lèi)型:2 個(gè)單端,單極
LTC2153CUJ-14#TRPBF 功能描述:IC ADC 14BIT DUAL 310MSPS 40QFN RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:250 系列:- 位數(shù):12 采樣率(每秒):1.8M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):1.82W 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:48-LQFP 供應(yīng)商設(shè)備封裝:48-LQFP(7x7) 包裝:管件 輸入數(shù)目和類(lèi)型:2 個(gè)單端,單極
LTC2153IUJ-12#PBF 制造商:Linear Technology 功能描述:IC ADC 12BIT DUAL 310MSPS 制造商:Linear Technology 功能描述:MS-ADC/High Speed, 12-bit, 310Msps, 1.8V ADC, DDR LVDS Outputs
LTC2153IUJ-12#TRPBF 制造商:Linear Technology 功能描述:IC ADC 12BIT DUAL 310MSPS 制造商:Linear Technology 功能描述:MS-ADC/High Speed, 12-bit, 310Msps, 1.8V ADC, DDR LVDS Outputs